KR970073187A - Color bar pattern signal generating circuit - Google Patents

Color bar pattern signal generating circuit Download PDF

Info

Publication number
KR970073187A
KR970073187A KR1019960011761A KR19960011761A KR970073187A KR 970073187 A KR970073187 A KR 970073187A KR 1019960011761 A KR1019960011761 A KR 1019960011761A KR 19960011761 A KR19960011761 A KR 19960011761A KR 970073187 A KR970073187 A KR 970073187A
Authority
KR
South Korea
Prior art keywords
signal
output
receiving
color
division
Prior art date
Application number
KR1019960011761A
Other languages
Korean (ko)
Other versions
KR100272332B1 (en
Inventor
조재한
Original Assignee
이대원
삼성항공산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이대원, 삼성항공산업 주식회사 filed Critical 이대원
Priority to KR1019960011761A priority Critical patent/KR100272332B1/en
Publication of KR970073187A publication Critical patent/KR970073187A/en
Application granted granted Critical
Publication of KR100272332B1 publication Critical patent/KR100272332B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/64—Circuits for processing colour signals
    • H04N9/646—Circuits for processing colour signals for image enhancement, e.g. vertical detail restoration, cross-colour elimination, contour correction, chrominance trapping filters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/44—Colour synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/77—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase
    • H04N9/78—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase for separating the brightness signal or the chrominance signal from the colour television signal, e.g. using comb filter

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Processing Of Color Television Signals (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)

Abstract

이 발명은 칼라 바 패턴 신호 발생회로 관한 것으로, 마스터 클럭 주파수신호를 입력받아 일정한 만큼 1차분을 얻기 위한 홀수분주수단과; 상기 2진분주수단의 1차분주된 신호를 입력받아 동기일치화가 가능한 분주 출력을 얻기 위한 홀수분주수단과; 상기 홀수분주수단의 출력을 입력받아 칼라 바 주파수를 갖도록 분주하는 기능을 갖게하기 위한 짝수분주수단과; 상기 짝수분주수단의 출력을 입력받아. 각 색신호의 위상차를 보정하기 위한 위상보정수단과; 상기 위상보정수단의 출력을 입력받아, 컴포지트 블랭킹 신호에 정확히 동기되도록 하기 위한 동기일치수단과; 상기 동기일치수단의 색신호 출력을 입력받아 좌표 및 진폭을 제어하기 위한 레벨조정수단과; 반송주파수를 입력받아 색신호를 처리하기 위한 색신호 처리수단과; 상기 레벨조정수단의 출력 및 색신호 처리수단의 출력을 입력받아 각 색신호를 인코딩하고, 휘도신호와 칼라신호를 분리하고, 합성 영상신호를 출력하기 위한 인코딩 수단을 포함하여 구성되어, 색신호를 각각 제어함으로써 색신호간의 간섭을 제거하고, 각 색신호간의 위상지연을 제어가능하게 함으로써 색신호간섭을 근원적으로 제거할 수 있게하여 보다 더 선명한 색신호를 얻을 수 있는 칼라 바 패턴 신호 발생회로에 관한 것이다.The present invention relates to a color bar pattern signal generating circuit, and more particularly, to a color bar pattern signal generating circuit which includes an odd dividing means for receiving a master clock frequency signal and obtaining a predetermined first difference; Odd division means for receiving a first divided signal of the binary division means and obtaining a division output capable of synchronizing with each other; An odd division means for dividing the output of the odd division means so as to have a color bar frequency; And receives the output of the even-number division means. Phase correction means for correcting the phase difference of each color signal; Synchronizing means for receiving an output of the phase correcting means and synchronizing the output of the phase correcting means with the composite blanking signal; Level adjusting means for receiving the color signal output of the synchronous matching means and controlling the coordinate and amplitude; A color signal processing means for receiving a carrier frequency and processing a color signal; And encoding means for receiving the output of the level adjusting means and the output of the color signal processing means, encoding each color signal, separating the luminance signal and the color signal, and outputting the synthesized video signal, The present invention relates to a color bar pattern signal generating circuit capable of eliminating interference between color signals and making it possible to control the phase delay between the respective color signals to fundamentally eliminate color signal interference to obtain clearer color signals.

Description

칼라 바 패턴 신호 발생회로Color bar pattern signal generating circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제1도는 종래의 칼라 바 패턴 신호 발생회로의 구성도, 제2도 및 제3도는 모티너 또는 티브이(TV; Television)의 칼라 바 패턴의 이상적인 외형도, 제4도는 이 발명의 실시예에 따른 칼라 바 패턴 신호 발생회로의 블록구성도, 제5도는 이 발명의 실시예에 따른 칼라 바 패턴 신호 발생회로의 블록구성도, 제5도는 이 발명의 실시예에 따른 칼라 바 패턴 신호 발생회로의 상세회로도, 제6도는 이 발명의 다른 실시예에 따른 칼라 바 패턴 신호 발생회로의 블록 구성도.FIG. 1 is a schematic diagram of a conventional color bar pattern signal generating circuit, FIG. 2 and FIG. 3 are ideal outlines of a color bar pattern of a motor or television (TV), FIG. FIG. 5 is a block diagram of a color bar pattern signal generating circuit according to an embodiment of the present invention. FIG. 5 is a block diagram of a color bar pattern signal generating circuit according to an embodiment of the present invention. FIG. 6 is a block diagram of a color bar pattern signal generating circuit according to another embodiment of the present invention; FIG.

Claims (3)

마스터 클럭 주파수신호를 입력받아 일정한 만큼 1차분주를 하기 위한 2진분주수단과; 상기 2진분주수단의 1차분주된 신호를 입력받아 동기일치화가 가능한 분주출력을 얻기 위한 홀수분주수단과; 상기 홀수분주수단의 출력을 입력받아 칼라 바 주파수를 갖도록 분주하는 기능을 갖게하기 위한 짝수분주수단과; 상기 짝수분주수단의 출력을 입력받아, 각 색신호의 위상차를 보정하기 위한 위상보정수단과; 상기 위상보정수단의 출력을 입력받아, 컴포지트 블랭킹 신호에 정확히 동기되도록 하기 위한 동기일치수단과; 상기 동기일치수단의 색신호 출력을 입력받아 좌표 및 진폭을 제어하기 위한 레벨조정수단과; 반송주파수를 입력받아 색신호를 처리하기 위한 색신호 처리수단과; 상기 레벨조정수단의 출력 및 색신호 처리수단의 출력을 입력받아 각 색신호를 인코딩하고, 휘도신호와 칼라신호를 분리하고, 합성 영상신호를 출력하기 위한 인코딩 수단을 포함하여 구성되어 짐을 특징으로 하는 칼라 바 패턴 신호 발생회로.A binary frequency divider for receiving a master clock frequency signal and performing a first division by a predetermined amount; Odd division means for receiving a first divided signal of the binary division means and obtaining a division output capable of synchronizing with each other; An odd division means for dividing the output of the odd division means so as to have a color bar frequency; Phase correcting means for receiving the output of the even-number dividing means and correcting the phase difference of each color signal; Synchronizing means for receiving an output of the phase correcting means and synchronizing the output of the phase correcting means with the composite blanking signal; Level adjusting means for receiving the color signal output of the synchronous matching means and controlling the coordinate and amplitude; A color signal processing means for receiving a carrier frequency and processing a color signal; And encoding means for receiving the output of the level adjusting means and the output of the color signal processing means, encoding each color signal, separating the luminance signal and the color signal, and outputting the composite video signal. Pattern signal generating circuit. 제1항에 있어서, 상기한 홀수분주수단 및 짝수분주수단은 임의분주회로를 사용하여 원하는분주출력을 얻을 수 있는 것을 특징으로 하는 칼라 바 패턴 신호 발생회로.The color bar pattern signal generation circuit according to claim 1, wherein the odd division means and the even division means are capable of obtaining a desired division output by using an arbitrary division circuit. 마스트 클럭 주파수신호 및 리셋클럭신호를 입력받아 동기일치화가 가능한 분주철력을 얻기 위한 분주회로와; 상기 분주회로에 연결되어, 일정한 만큼 2진분주를 하기 위한 2진분주회로와; 상기 2진분주회로에 연결되어, 2진분주회로의 출력을 입력받아, 컴포지트 블랭킹 신호에 정확히 동기되도록 하기 위한 동기일치회로와; 상기 동기일치회로에 연결되어, 동기일치회로의 색신호 출력을 입력받아 좌표 및 진폭을 제어하기 위한 레벨조정회로와; 반송주파수를 입력받아 색신호를 처리하기 위한 색신호 처리회로와; 상기 레벨조정회로의 출력 및 색신호 처리회로의 출력을 입력받아 각 색신호를 인코딩하고, 휘도신호와 칼라신호를 분리하고, 합성 영상신호를 출력하기 위한 인코더회로를 포함하여 구성되어 짐을 특징으로 하는 칼라 바 패턴 신호 발생회로.A frequency dividing circuit for receiving a master clock frequency signal and a reset clock signal and obtaining a minute cast iron force capable of synchronizing with each other; A binary divider circuit connected to the divider circuit for performing binary division by a predetermined amount; A synchronous matching circuit coupled to the binary frequency divider circuit for receiving the output of the binary frequency divider circuit and for precisely synchronizing to the composite blanking signal; A level adjusting circuit connected to the synchronous matching circuit for receiving a color signal output of the synchronous matching circuit and controlling coordinates and amplitude; A color signal processing circuit for receiving a carrier frequency and processing a color signal; And an encoder circuit for receiving the output of the level adjusting circuit and the output of the color signal processing circuit, encoding each color signal, separating the luminance signal and the color signal, and outputting the composite video signal. Pattern signal generating circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960011761A 1996-04-18 1996-04-18 Circuit for generating color bar pattern signal KR100272332B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960011761A KR100272332B1 (en) 1996-04-18 1996-04-18 Circuit for generating color bar pattern signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960011761A KR100272332B1 (en) 1996-04-18 1996-04-18 Circuit for generating color bar pattern signal

Publications (2)

Publication Number Publication Date
KR970073187A true KR970073187A (en) 1997-11-07
KR100272332B1 KR100272332B1 (en) 2000-11-15

Family

ID=19456030

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960011761A KR100272332B1 (en) 1996-04-18 1996-04-18 Circuit for generating color bar pattern signal

Country Status (1)

Country Link
KR (1) KR100272332B1 (en)

Also Published As

Publication number Publication date
KR100272332B1 (en) 2000-11-15

Similar Documents

Publication Publication Date Title
CA2233233A1 (en) Frequency controlling circuit for digital television transmission
JPS54132123A (en) Special effect device for television video signal
SG79924A1 (en) Phase locked loop
US20020075256A1 (en) Method and arrangement for synchronising on-screen display functions during analog signal reception
KR970073187A (en) Color bar pattern signal generating circuit
EP0335036A3 (en) Image composing apparatus
KR890006059A (en) TV receiver
JP2849680B2 (en) Digital horizontal deflection circuit
US4975767A (en) NTSC/PAL subcarrier based H-lock with color framing and detection
US5835158A (en) Analog signal process with dither pattern
FI86938B (en) AVKODNINGSKRETS FOER FAERGTELEVISIONSSIGNAL.
JPH0693778B2 (en) Color television signal receiver
JPH0733500Y2 (en) Television phone
JP2569671B2 (en) Digital video encoder
JP3008382B2 (en) PAL signal conversion circuit and PAL video signal generation method using the same
EP0394490A1 (en) Audio signal demodulation circuit
JP2551997B2 (en) Synchronization signal generation circuit for solid-state imaging device
JP3087584B2 (en) Digital color encoder
JPH0990921A (en) Image synthesizer and receiver
EP0865213A3 (en) VTR signal processing circuit
JPH01126012A (en) Oscillation output control circuit
JPH04276993A (en) Blue screen circuit for pal-m system
JPS61228726A (en) Oscillation output control circuit
JPH08242429A (en) Clock generating circuit and muse signal decoder
JPH04195193A (en) Synchronizing signal generator

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090731

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee