KR970071320A - How to transfer data between modules - Google Patents

How to transfer data between modules Download PDF

Info

Publication number
KR970071320A
KR970071320A KR1019960010498A KR19960010498A KR970071320A KR 970071320 A KR970071320 A KR 970071320A KR 1019960010498 A KR1019960010498 A KR 1019960010498A KR 19960010498 A KR19960010498 A KR 19960010498A KR 970071320 A KR970071320 A KR 970071320A
Authority
KR
South Korea
Prior art keywords
queue
data
interrupt
max
size
Prior art date
Application number
KR1019960010498A
Other languages
Korean (ko)
Other versions
KR100348909B1 (en
Inventor
전창국
Original Assignee
구자홍
Lg 전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, Lg 전자주식회사 filed Critical 구자홍
Priority to KR1019960010498A priority Critical patent/KR100348909B1/en
Publication of KR970071320A publication Critical patent/KR970071320A/en
Application granted granted Critical
Publication of KR100348909B1 publication Critical patent/KR100348909B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1642Handling requests for interconnection or transfer for access to memory bus based on arbitration with request queuing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)

Abstract

본 발명은 모듈과 모듈 사이의 데이타 전송시 순서 제어를 능동적으로 하여 시스템 성능을 향상시키고자 한 모듈간의 데이타 전봉방법에 관한 것이다.The present invention relates to a data spreading method between modules in order to improve system performance by actively controlling the order of data transmission between modules.

이러한 본 발명은 전송한 데이타가 발생하면 큐에 저장을 하고 현재 큐에 저장된 데이타의 갯수와 큐 사이즈를 비교하는 제1과정과; 비교결과 큐에 저장된 데이타의 갯수가 큐 사이즈 미만이고 데이타 타입이 실시간 데이타가 아니면 큐 카운트값을 증가시키고 종료하는 제2과정과; 제1과정의 비교결과 큐에 저장된 데이타 갯수가 큐 사이즈 이상이거나 실시간 데이타이면 인터럽트를 수행하고 데이타를 전송하는 제3과정과; 데이타 전송 후 새롭게 큐 사이즈를 결정하고 큐 카운터를 초기화시킨 후 종료하는 제4과정을 순차 실행시키게 되는 것이다.The present invention comprises a first step of storing a transmitted data in a queue and comparing the number of data stored in the current queue with a queue size; If the number of data stored in the queue is less than the queue size and the data type is not real-time data, a second step of increasing and decreasing the queue count value; A third step of performing an interrupt and transmitting data if the number of data stored in the queue is equal to or greater than a queue size or is a real time data; A fourth process of determining a new queue size after data transmission and initializing a queue counter and then terminating the process is sequentially executed.

Description

모듈간의 데이타 전송 방법How to transfer data between modules

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.

제5도는 본 발명이 적용되는 모듈간의 데이타 전송장치 개략 구성도, 제6도는 본 발명에 의한 모듈간의 데이타 전송과정 흐름도.FIG. 5 is a schematic configuration diagram of a data transmission apparatus between modules to which the present invention is applied; FIG. 6 is a flowchart of a data transmission process between modules according to the present invention;

Claims (2)

전송한 데이타가 발생하면 큐에 저장을 하고 현재 큐에 저장된 데이타의 갯수와 큐 사이즈를 비교하는 제1과정과; 비교결과 큐에 저장된 데이타의 갯수가 큐 사이즈 미만이고 데이타 타입이 실시간 데이타가 아니면 큐 카운트값을 증가시키고 종료하는 제2과정과; 제1과정의 비교결과 큐에 저장된 데이타 갯수가 큐 사이즈 이상이거나 실시간 데이타이면 인터럽트를 수행하고 데이타를 전송하는 제3과정과; 데이타 전송 후 새롭게 큐 사이즈를 결정하고 큐 카운터를 초기화시킨 후 제4과정으로 이루어짐을 특징으로 하는 모듈간의 데이타 전송방법.A first step of storing the transmitted data in a queue and comparing the number of data stored in the current queue with a queue size; If the number of data stored in the queue is less than the queue size and the data type is not real-time data, a second step of increasing and decreasing the queue count value; A third step of performing an interrupt and transmitting data if the number of data stored in the queue is equal to or greater than a queue size or is a real time data; And a fourth step of determining a new queue size after data transmission and initializing a queue counter. 제1항에 있어서, 상기 제4과정의 큐 사이즈 결정은 하기한 식에 의해 결정함을 특징으로 하는 모듈간의 데이타 전송방법.The method according to claim 1, wherein the queue size determination of the fourth process is determined by the following equation. (MAX_C)n=MAX_Q*[(R_C)n-1/MAX_R](MAX_C) n = MAX_Q * [(R_C) n-1 / MAX_R] 여기서, MAX_Q는 시스템에서 정의한 큐에 저장할 수 있는 데이타의 최대 갯수이고, MAX_R은 시스템에서 정의한 인터럽트 재시도 횟수의 최대값이며, n-1은 이전 인터럽트이고, n은 현재 인터럽트이며, n+1은 다음 인터럽트이다.Where MAX_Q is the maximum number of data that can be stored in the system defined queue, MAX_R is the maximum number of interrupt retries defined by the system, n-1 is the previous interrupt, n is the current interrupt, This is the next interrupt. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: It is disclosed by the contents of the first application.
KR1019960010498A 1996-04-08 1996-04-08 Method for transmitting data between modules KR100348909B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960010498A KR100348909B1 (en) 1996-04-08 1996-04-08 Method for transmitting data between modules

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960010498A KR100348909B1 (en) 1996-04-08 1996-04-08 Method for transmitting data between modules

Publications (2)

Publication Number Publication Date
KR970071320A true KR970071320A (en) 1997-11-07
KR100348909B1 KR100348909B1 (en) 2002-12-11

Family

ID=37488923

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960010498A KR100348909B1 (en) 1996-04-08 1996-04-08 Method for transmitting data between modules

Country Status (1)

Country Link
KR (1) KR100348909B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022108108A1 (en) * 2020-11-20 2022-05-27 삼성전자주식회사 Electronic apparatus and controlling method thereof

Also Published As

Publication number Publication date
KR100348909B1 (en) 2002-12-11

Similar Documents

Publication Publication Date Title
CA2154693A1 (en) Device and Method for ATM End System Cell Flow Regulation
DE60005001D1 (en) NETWORK SEQUENCE CONTROL METHOD AND SYSTEM FOR REAL-TIME APPLICATIONS AND AN APPROPRIATE COMPUTER-READABLE STORAGE MEDIUM
KR970007654A (en) Method and apparatus for data transmission in a controller
CA2142029A1 (en) Method and apparatus for improved throughput in a multi-node communication system with a shared resource
CA2056356A1 (en) Interruption handling system
GB2392062A (en) Method of organising data packets in a buffer
KR970076812A (en) High speed arbiter with crystal storage
KR970071320A (en) How to transfer data between modules
CA2114569A1 (en) Traffic Intermixing Mechanism for Fast Circuit Switching
US20020188749A1 (en) Receive performance of a network adapter by dynamically tuning its interrupt delay
JPS54143005A (en) Data transfer system
KR970056713A (en) Charging Data Dumping Method Considering Switchgear Congestion
DK0916231T3 (en) Method for optimizing the load distribution between connection sections in systems in which information is transmitted in data packets
KR970056564A (en) Key recognition method of key phone
KR970056455A (en) Method and device for controlling usage parameter in ATM switch
KR970056338A (en) Real-time Calculation Method of VBR Traffic Cell Loss Rate in Asynchronous Transmission Mode System
KR940003406A (en) Input / Output Device Control Method of Private Exchange
JPS60122449A (en) Input and output controller of address variable system
KR940012119A (en) ARMA filter suitable for high speed processing
KR940005031A (en) How to change the software version while using the exchange system
KR970031624A (en) Symbol synchronization timing control method
KR910019378A (en) Interfacing method of PC through message processing system and private exchange
KR950024049A (en) How to Improve Driving Performance of Terminal Controller Devices
KR970078375A (en) Matching Method between Subprocessor and Device of Electronic Switching System
KR960012698A (en) Improved Vector Restriction Method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080612

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee