KR960012698A - Improved Vector Restriction Method - Google Patents

Improved Vector Restriction Method Download PDF

Info

Publication number
KR960012698A
KR960012698A KR1019940023510A KR19940023510A KR960012698A KR 960012698 A KR960012698 A KR 960012698A KR 1019940023510 A KR1019940023510 A KR 1019940023510A KR 19940023510 A KR19940023510 A KR 19940023510A KR 960012698 A KR960012698 A KR 960012698A
Authority
KR
South Korea
Prior art keywords
vector
input
component
lit
limit
Prior art date
Application number
KR1019940023510A
Other languages
Korean (ko)
Other versions
KR0134465B1 (en
Inventor
이규택
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940023510A priority Critical patent/KR0134465B1/en
Publication of KR960012698A publication Critical patent/KR960012698A/en
Application granted granted Critical
Publication of KR0134465B1 publication Critical patent/KR0134465B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Control Of Ac Motors In General (AREA)

Abstract

본 발명은 시스템으로의 과도한 입력을 방지하기 위한 벡터 제한 방법에 관한 것으로, 마이컴으로 입력되는 벡터의 성분벡터가 기설정된 제한벡터를 초과하는 성분벡터는 제한하고, 벡터의 성분벡터 중에서 최대 성분벡터를 이용하여 스케일 팩터를 구한 다음 다른 성분벡터에 승산함으로써 입력된 벡터의 위상과 출력되는 벡터의 위상을 동일하게 하므로 입력되는 벡터의 동역학적인 특성을 유지할 수 있도록 한 것이다.The present invention relates to a vector limiting method for preventing excessive input to a system, wherein a component vector of a vector input to the microcomputer exceeds a predetermined limit vector and limits a maximum component vector among the component vectors of the vector. The scale factor is obtained and then multiplied by another component vector to equalize the phase of the input vector and the output vector, thereby maintaining the dynamic characteristics of the input vector.

Description

개선된 벡터 제한 방법Improved Vector Restriction Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명의 바람직한 실시예에 따라 벡터 제한 방법을 실행할 수 있는 하드웨어의 개략적인 블럭구성도,1 is a schematic block diagram of hardware capable of executing a vector restriction method according to a preferred embodiment of the present invention;

제2도는 본발 명에 따라 벡터가 제한되는 동작과정을 나타내는 플로우챠트.2 is a flowchart illustrating an operation process in which a vector is limited according to the present invention.

Claims (1)

벡터가 마이컴으로 입력되면 상기 벡터의 성분벡터가 기설정된 소정의 제한벡터 LIT를 초과하지 않도록 하는 벡터 제한 방법에 있어서, 상기 입력된 벡터의 각 성분벡터 중에서 최대 성분벡터 MAX를 판별하여 상기 기설정된 제한벡터 LIT와 크기를 비교하는 단계와; 상기 비교단계에서 상기 최고 성분벡터 MAX가 상기 제한벡터 LIT보다 작으면 스케일 팩터 Sf=1이므로 상기 입력된 벡터를 그대로 출력하는 단계와; 상기 비교단계에서 상기 최대 성분벡터 MAX가 상기 제한벡터 LIT보다 작으면 스케일 팩터Sf=가 되어 상기 입력된 벡터에 상기Sf를 승산한 후 출력하는 단계로 이루어진 것을 특징으로 하는 개선된 벡터 제한방법.vector Is input to the microcomputer, the vector A predetermined restriction vector to which the component vector of A vector limiting method for not exceeding a LIT , the method comprising: Maximum component vector of each component vector of Determine the MAX to limit the preset limit vector Comparing the size with the LIT ; The highest component vector in the comparing step MAX is the limit vector Since less than LIT scale factor S f = 1 and the step of outputting as the input vector; The maximum component vector in the comparing step MAX is the limit vector If less than LIT , scale factor S f = Becomes the input vector And outputting after multiplying S f by. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940023510A 1994-09-16 1994-09-16 Improved method for limiting vector KR0134465B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940023510A KR0134465B1 (en) 1994-09-16 1994-09-16 Improved method for limiting vector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940023510A KR0134465B1 (en) 1994-09-16 1994-09-16 Improved method for limiting vector

Publications (2)

Publication Number Publication Date
KR960012698A true KR960012698A (en) 1996-04-20
KR0134465B1 KR0134465B1 (en) 1998-04-25

Family

ID=19392973

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940023510A KR0134465B1 (en) 1994-09-16 1994-09-16 Improved method for limiting vector

Country Status (1)

Country Link
KR (1) KR0134465B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101361447B1 (en) * 2006-03-06 2014-02-10 프라운호퍼-게젤샤프트 추르 푀르데룽 데어 안제반텐 포르슝 에 파우 Creation of a linear or planar shape

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101361447B1 (en) * 2006-03-06 2014-02-10 프라운호퍼-게젤샤프트 추르 푀르데룽 데어 안제반텐 포르슝 에 파우 Creation of a linear or planar shape

Also Published As

Publication number Publication date
KR0134465B1 (en) 1998-04-25

Similar Documents

Publication Publication Date Title
RU2004106185A (en) COMPACT IDENTIFICATION OF HARDWARE FOR BINDING THE SOFTWARE PACKAGE TO A COMPUTER SYSTEM HAVING AN APPROVAL FOR CHANGING HARDWARE
KR960013027A (en) Fast blind equalization method of adaptive equalizer
KR970056064A (en) Signal processing method
KR950015093A (en) Temporary Pipeline Register File for Superpipelined Superscalar Processors
KR960012698A (en) Improved Vector Restriction Method
KR940005031A (en) How to change the software version while using the exchange system
KR960025608A (en) How to manage disk cache of I / O processor
KR970004310A (en) Tracking filter and signal processing method using this filter
Boyd Large factors of small polynomials
KR970019636A (en) Improved Neural Network Data Compressor and Data Processing Method Using the Same
KR970032177A (en) Mode conversion method for digital convergence
KR970059936A (en) How to use partitioning of memory regions
KR970013832A (en) A load box for the call control processor of the CDMA mobile system in CMS system that controls overload according to CPU load
KR970019635A (en) Improved Neural Network Data Compressor and Data Processing Method Using the Same
KR910005150A (en) Calculator and the calculation method used in this calculator
Yae REDUCED ORDER MODELLING AND ANALYTICAL MODEL MODIFICATION FOR STRUCTURAL DYNAMICS AND CONTROL.
KR970022846A (en) Inverse Discrete Cosine Transform Method and Apparatus of Image Compressor
JPH04119007A (en) Signal processing circuit
KR970019639A (en) Improved Neural Network Data Compressor and Data Processing Method Using the Same
KR950004056A (en) How to Expand Input Buffers for Your Printer
KR970019638A (en) Improved Neural Network Data Compressor and Data Processing Method Using the Same
KR950001358A (en) Median filter
KR970059999A (en) Manual output method of electronic cash register
KR930016898A (en) How primary functions are implemented
FI911284A (en) FOERFARANDE FOER MODULAER REDUKTION AV NUMROR.

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111201

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20121203

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee