KR970063474A - Method for forming polysilicon conductive film of semiconductor device - Google Patents
Method for forming polysilicon conductive film of semiconductor device Download PDFInfo
- Publication number
- KR970063474A KR970063474A KR1019960005365A KR19960005365A KR970063474A KR 970063474 A KR970063474 A KR 970063474A KR 1019960005365 A KR1019960005365 A KR 1019960005365A KR 19960005365 A KR19960005365 A KR 19960005365A KR 970063474 A KR970063474 A KR 970063474A
- Authority
- KR
- South Korea
- Prior art keywords
- impurity
- semiconductor device
- doping
- conductive film
- forming
- Prior art date
Links
Landscapes
- Electrodes Of Semiconductors (AREA)
Abstract
본 발명은 기판 상에 폴리실리콘막을 형성하는 단계; 상기 폴리실리콘막내에 실리콘 원자보다 원자 반경이 작고, 활성화 에너지가 낮은 불순물을 도핑하는 단계를 포함하여 이루어지는 반도체 소자의 폴리실리콘 전도막 형성 방법에 관한 것으로, 약 600℃ 내지 650℃의 비교적 낮은 공정 온도로 도핑이 이루어져, 고온 진행시 성장되는 자연 산화막을 제거하는 별도의 공정을 필요로 하지 않고, 원자 반경이 작고 활성에너지가 낮은 1가 또는 2가의 불순물을 도핑시킴으로써, 폴리실리콘막의 구성요소인 실리콘과 실리콘과의 결정 결합을 파괴하지 않고 불순물을 도핑시킬 수 있는 효과가 있다.The present invention provides a method of manufacturing a semiconductor device, comprising: forming a polysilicon film on a substrate; And a step of doping an impurity having a smaller atomic radius and a lower activation energy in the polysilicon film than a silicon atom. The present invention relates to a method of forming a polysilicon conductive film in a semiconductor device having a relatively low process temperature of about 600 캜 to 650 캜 Doping is carried out by doping a monovalent or divalent impurity having a small atomic radius and a low activation energy without requiring a separate step of removing a native oxide film to be grown at a high temperature, There is an effect that the impurity can be doped without destroying crystal bonds with silicon.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is a trivial issue, I did not include the contents of the text.
제3도는 본 발명의 일실시예에 따른 폴리실리콘 전도막의 결정 결합 단면도.FIG. 3 is a crystal-bonded cross-sectional view of a polysilicon conductive film according to an embodiment of the present invention. FIG.
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960005365A KR970063474A (en) | 1996-02-29 | 1996-02-29 | Method for forming polysilicon conductive film of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960005365A KR970063474A (en) | 1996-02-29 | 1996-02-29 | Method for forming polysilicon conductive film of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970063474A true KR970063474A (en) | 1997-09-12 |
Family
ID=66222424
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960005365A KR970063474A (en) | 1996-02-29 | 1996-02-29 | Method for forming polysilicon conductive film of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970063474A (en) |
-
1996
- 1996-02-29 KR KR1019960005365A patent/KR970063474A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR850000775A (en) | Etching technology | |
KR970008645A (en) | A semiconductor device having a wiring layer including TiSi_2 of C49 or C54 structure | |
KR970013315A (en) | Method for manufacturing semiconductor integrated circuit device | |
KR890016686A (en) | Semiconductor devices with regions doped to levels above the solubility limit | |
KR970063474A (en) | Method for forming polysilicon conductive film of semiconductor device | |
KR950034613A (en) | Gettering of Impurities by Stable Compound Formation | |
JPS5654064A (en) | Semiconductor device | |
JPS635518A (en) | Manufacture of semiconductor device | |
KR900019156A (en) | Manufacturing method of semiconductor device and semiconductor device according to the manufacturing method | |
KR880010508A (en) | Semiconductor device and manufacturing method | |
KR940010181A (en) | Shallow Junction Formation Method for Semiconductor Devices | |
KR950030336A (en) | Method of forming dielectric film of capacitor | |
KR920008962A (en) | Threshold Voltage Stabilization Method for Semiconductor Devices | |
KR920015632A (en) | SOMOS device manufacturing method | |
KR960017940A (en) | Polysilicon conductive film formation method | |
KR980005703A (en) | Method of manufacturing semiconductor device | |
KR920010832A (en) | Semiconductor Device Separation Method | |
JPS564285A (en) | Manufacture of planar type semiconductor device | |
KR970030559A (en) | Method of forming an aluminum schottky junction on the surface of a P-type silicon substrate | |
KR980005905A (en) | Method for forming a well in a semiconductor device | |
KR950002059A (en) | Cadmium selenide thin film transistor manufacturing method | |
JPS5833871A (en) | Mos semiconductor device | |
KR950021113A (en) | Gate electrode formation method of semiconductor device | |
KR920017171A (en) | Method of forming buried layer of bipolar transistor | |
KR910017620A (en) | Isolation Method of Semiconductor Devices by P + Regions Doped with Silicon Oxide and Boron |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |