KR970056168A - Master-Master Structure Implementation in Synchronous Microwave System - Google Patents

Master-Master Structure Implementation in Synchronous Microwave System Download PDF

Info

Publication number
KR970056168A
KR970056168A KR1019950064241A KR19950064241A KR970056168A KR 970056168 A KR970056168 A KR 970056168A KR 1019950064241 A KR1019950064241 A KR 1019950064241A KR 19950064241 A KR19950064241 A KR 19950064241A KR 970056168 A KR970056168 A KR 970056168A
Authority
KR
South Korea
Prior art keywords
master
clock
reference clock
transmission
processing unit
Prior art date
Application number
KR1019950064241A
Other languages
Korean (ko)
Inventor
김용희
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950064241A priority Critical patent/KR970056168A/en
Publication of KR970056168A publication Critical patent/KR970056168A/en

Links

Landscapes

  • Radio Relay Systems (AREA)

Abstract

1. 청구 범위에 기재된 발명이 속한 기술분야1. TECHNICAL FIELD OF THE INVENTION

동기식 마이크로웨이브장치에서 마스터-마스터 구조를 구현하는 장치.Implementing a master-master structure in a synchronous microwave device.

2. 발명이 해결하려고 하는 기술적 과제2. The technical problem to be solved by the invention

디지탈 마이크로 웨이브 장치의 망운용을 가변적 상황에도 적합하게 운용될 수 있게 마스터-마스터 구조를 구현한다.The master-master structure is implemented so that the network operation of the digital microwave device can be operated in a variable situation.

3. 발명의 해결방법의 요지3. Summary of Solution to Invention

본 발명은 타이밍발생부에서 송/수신 클럭을 분리하도록 설계하고, 메인 트래픽을 처리하는 ASIC에서 클럭 경로를 분리하며, 대국 통신을 이용한 변경 타이밍 모드를 수행하며, 또한 대국 망운용 상태를 감시를 통한 자신의 타이밍 모드를 결정한다.The present invention is designed to separate the transmission and reception clock in the timing generator, separate the clock path from the ASIC processing the main traffic, perform the change timing mode using the power communication, and also monitor the network operation status Determine your own timing mode.

4. 발명의 중요한 용도4. Important uses of the invention

동기식 마이크로웨이브장치에서 마스터-마스터 구조를 구현.Implement master-master architecture in synchronous microwave devices.

Description

동기식 마이크로웨이브장치에서 마스터-마스터 구조 구현장치Master-Master Structure Implementation in Synchronous Microwave System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따라 마스터-마스터 구조로 동작되게 구현된 장치 구성도,2 is an apparatus configuration diagram implemented to operate in a master-master structure according to the present invention;

제3도는 송신클럭 유니트 30의 구체 블럭 구성도,3 is a detailed block diagram of the transmission clock unit 30,

제4도는 수신클럭 유니트 32의 구체 블럭 구성도.4 is a detailed block diagram of the reception clock unit 32.

Claims (2)

동기식 마이크로웨이브장치에서 마스터-마스터 구조를 구현하는 장치에 있어서, 각기 다른 급의 신호를 처리하는 블럭을 가지는 종속신호처리부와, 절체 처리부와, 대국 송수신부와, 자국의 동기를 위한 기준클럭을 발생하는 자국 기준클럭발생부와, 송신시 상기 자국 기준클럭 발생부에서 발생하는 기준클럭으로 동작하여 송신클럭을 상기 종속신호처리부, 절체처리부, 대국송수신부에 인가하고, 수신시 타국에서 인가되는 외부클럭을 수신하여 기준클럭으로 동작하여 수신클럭을 상기 종속신호처리부, 절체처리부, 대국송수신부에 인가하여 동기를 맞출 수 있게 하는 타이밍발생부로 구성함을 특징으로 하는 장치.An apparatus for implementing a master-master structure in a synchronous microwave apparatus, comprising: a slave signal processor having a block for processing different levels of signals, a transfer processor, a transceiver, and a reference clock for synchronization of a host; It operates as a reference clock generated by the local reference clock generating unit and the local reference clock generating unit at the time of transmission, and applies the transmission clock to the slave signal processing unit, the transfer processing unit, and the transmission / receiving station to the external station. And a timing generator for operating the reference clock and applying the reception clock to the slave signal processing unit, the transfer processing unit, and the transmission / reception unit for synchronization. 제1항에 있어서, 상기 타이밍 발생부는 상기 자국 기준클럭 발생부에서 발생하는 기준클럭으로 동작하여 송신클럭을 출력하는 송신클럭 유니트와, 상기 타국에서 인가되는 외부클럭을 수신하여 기준클럭으로 동작하여 수신클럭을 출력하는 수신클럭 유니트로 구성함을 특징으로 하는 장치.The receiver of claim 1, wherein the timing generator is operated by a reference clock generated by the local reference clock generator to output a transmission clock, and an external clock applied from the other station to operate as a reference clock. A device comprising a receiving clock unit for outputting a clock. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950064241A 1995-12-29 1995-12-29 Master-Master Structure Implementation in Synchronous Microwave System KR970056168A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950064241A KR970056168A (en) 1995-12-29 1995-12-29 Master-Master Structure Implementation in Synchronous Microwave System

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950064241A KR970056168A (en) 1995-12-29 1995-12-29 Master-Master Structure Implementation in Synchronous Microwave System

Publications (1)

Publication Number Publication Date
KR970056168A true KR970056168A (en) 1997-07-31

Family

ID=66622343

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950064241A KR970056168A (en) 1995-12-29 1995-12-29 Master-Master Structure Implementation in Synchronous Microwave System

Country Status (1)

Country Link
KR (1) KR970056168A (en)

Similar Documents

Publication Publication Date Title
KR940012831A (en) Method and apparatus for controlling clock frequency to minimize power consumption of electronic circuits
EP1095481A4 (en) Apparatus and method for reducing clock signal phase skew in a master-slave system with multiple latent clock cycles
KR960011597A (en) Time measurement and communication systems in telecommunication systems and receivers used in these systems
ES2113921T3 (en) SYNCHRONOUS OF SDH DATA TRANSMISSION.
KR920022719A (en) Data transmission system that can change the data rate between modem and terminal
KR970056168A (en) Master-Master Structure Implementation in Synchronous Microwave System
KR910003475A (en) Sequence controller
RU95107182A (en) Apparatus for digital signals transmission and reception
JPH04239833A (en) Timing generator for repeater
KR100201410B1 (en) Data transceiving device of digital keyset
KR930015434A (en) Interdependent Synchronization Method and Circuit of Transmitter
KR960024803A (en) Clock signal input device of synchronous memory device
KR970078190A (en) Matching circuit between the SPM device and the PCM
KR970056530A (en) interface
KR970071294A (en) A direct memory access (DMA) device using a serial communication controller (SCC)
KR100392298B1 (en) Method and apparatus for extending length of transmission line of synchronous communication system using reverse clock
KR960027475A (en) Synchronous and Loop Switching Circuit
KR970056153A (en) Variable delay generator
KR940012139A (en) Bus relay circuit of long distance interface device
KR950007335A (en) Serial I / O Interface Device and Method
KR950005075A (en) Voice data transmission circuit
KR950002510A (en) Serial interface circuit for subscriber board control of electronic exchange
KR940012938A (en) Frequency hopping transmission system
JP2004348633A (en) Bus extending device
KR960027465A (en) Matching device for processing processor communication data between a base station and a base station controller in a CDMA mobile communication network

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination