KR970053950A - Mask rom - Google Patents

Mask rom Download PDF

Info

Publication number
KR970053950A
KR970053950A KR1019950053172A KR19950053172A KR970053950A KR 970053950 A KR970053950 A KR 970053950A KR 1019950053172 A KR1019950053172 A KR 1019950053172A KR 19950053172 A KR19950053172 A KR 19950053172A KR 970053950 A KR970053950 A KR 970053950A
Authority
KR
South Korea
Prior art keywords
address
signal
mask rom
address signal
low
Prior art date
Application number
KR1019950053172A
Other languages
Korean (ko)
Inventor
김재형
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950053172A priority Critical patent/KR970053950A/en
Publication of KR970053950A publication Critical patent/KR970053950A/en

Links

Landscapes

  • Read Only Memory (AREA)

Abstract

본 발명은 마스크 롬에 관한 것으로, 제1어드레스 신호 및 제2어드레스 신호를 입력받아 데이타를 읽어내는 마스크 롬에 있어서, 상기 제1어드레스신호에 하이(high), 제2어드레스 신호에 로우(low)가 들어올 경우, 입력되는 어드레스를 제1어드레스로 인식하고 동시에 이를 래치 신호를 이용하여 저장하고 제2공통 신호에 하이, 제1공통 신호에 로우로 상태를 변환한 후 입력되는 어드레스 신호를 제2어드레스 신호로 하여 데이타를 읽어 내도록 제어하는 제어핀을 포함하여 구성된 것을 특징으로 한다.The present invention relates to a mask ROM, wherein the mask ROM reads data by receiving a first address signal and a second address signal, wherein the mask address is high to the first address signal and low to the second address signal. When the address is input, the input address is recognized as the first address and simultaneously stored using the latch signal, the state is changed to high for the second common signal and low for the first common signal, and then the input address signal is received for the second address. It characterized in that it comprises a control pin for controlling to read data as a signal.

Description

마스크 롬Mask rom

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 16메가 마스크 롬 칩의 외관도.2 is an external view of a 16 mega mask ROM chip according to the present invention.

Claims (2)

제1어드레스 신호 및 제2어드레스 신호를 입력받아 데이타를 읽어내는 마스크 롬에 있어서, 상기 제1어드레스신호에 하이(high), 제2어드레스 신호에 로우(low)가 들어올 경우, 입력되는 어드레스를 제1어드레스로 인식하고 동시에 이를 래치 신호를 이용하여 저장하고 제2공통 신호에 하이, 제1공통 신호에 로우로 상태를 변환한 후 입력되는 어드레스 신호를 제2어드레스 신호로 하여 데이타를 읽어내도록 제어하는 제어핀을 포함하여 구성된 것을 특징으로 하는 마스크 롬.In a mask ROM for reading data by receiving a first address signal and a second address signal, when the first address signal is high and the second address signal is low, At the same time, it is recognized as one address and stored using a latch signal, and the state is changed to high for the second common signal and low for the first common signal, and then controlled to read data using the input address signal as the second address signal. Mask ROM comprising a control pin. 제1항에 있어서, 상기 제어핀이 2개 추가되어 구성되는 것을 특징으로 하는 마스크 롬.The mask ROM of claim 1, wherein two control pins are added. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950053172A 1995-12-21 1995-12-21 Mask rom KR970053950A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950053172A KR970053950A (en) 1995-12-21 1995-12-21 Mask rom

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950053172A KR970053950A (en) 1995-12-21 1995-12-21 Mask rom

Publications (1)

Publication Number Publication Date
KR970053950A true KR970053950A (en) 1997-07-31

Family

ID=66646022

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950053172A KR970053950A (en) 1995-12-21 1995-12-21 Mask rom

Country Status (1)

Country Link
KR (1) KR970053950A (en)

Similar Documents

Publication Publication Date Title
KR880008228A (en) Display
KR910005308A (en) Semiconductor memory
KR850003610A (en) Semiconductor memory device
KR910001771A (en) Semiconductor memory device
KR960025791A (en) Sense amplifier circuit
KR910006994A (en) Sense amplifier circuit
KR860004349A (en) Process I / O Device of Sequence Controller
KR920001522A (en) Multi-port memory
KR970053950A (en) Mask rom
KR970003259A (en) Page Mode Mask ROM Using 2 Stage Latch Circuit and Its Control Method
KR890016442A (en) Electronic Circuits and Electronic Clocks
KR910014954A (en) Multiport Memory Circuit Tester
KR900015458A (en) Input switching device
KR920001548A (en) Recording Circuit of Nonvolatile Semiconductor Memory
KR890004361Y1 (en) Control circuit of dram choice
KR940004643A (en) Dual Port DRAM Device
KR910012969A (en) Bidirectional parallel port
KR910017289A (en) Memory write prevention circuit by microcomputer control
KR970076838A (en) Semiconductor memory device
KR980004963A (en) Semiconductor memory device
KR910005293A (en) Integrated device with bidirectional input / output structure
KR970008204A (en) Maskrom
KR890012450A (en) Logic circuit
KR930020843A (en) Clock signal selection circuit
KR960025065A (en) Time slot switching circuit for electronic switch

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination