KR970051970A - Semiconductor substrate formation method - Google Patents

Semiconductor substrate formation method Download PDF

Info

Publication number
KR970051970A
KR970051970A KR1019950046252A KR19950046252A KR970051970A KR 970051970 A KR970051970 A KR 970051970A KR 1019950046252 A KR1019950046252 A KR 1019950046252A KR 19950046252 A KR19950046252 A KR 19950046252A KR 970051970 A KR970051970 A KR 970051970A
Authority
KR
South Korea
Prior art keywords
silicon substrate
etched
substrate
etching
forming
Prior art date
Application number
KR1019950046252A
Other languages
Korean (ko)
Inventor
황준
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950046252A priority Critical patent/KR970051970A/en
Publication of KR970051970A publication Critical patent/KR970051970A/en

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Element Separation (AREA)

Abstract

본 원은 반도체 기판 형성방법을 개시한다. 개시된 발명은 실리콘 기판의 셀 영역과 주변 영역을 식각에 의하여 단차를 부여하고, 이후 실리콘 기판상에 실리콘 기판상에 O+원자를 주입하여 SOI 기판을 형성하므로써, 소자의 형성시 셀 영역과 주변 영역과 토폴로지에 의한 문제점을 해결할 수 있어 소자의 신뢰성 및 수율을 향상시킬 수 있다.The present application discloses a method for forming a semiconductor substrate. The disclosed invention provides a step by etching a cell region and a peripheral region of a silicon substrate, and then injects O + atoms onto the silicon substrate to form an SOI substrate, thereby forming a cell region and a peripheral region in forming a device. It is possible to solve the problem caused by the over-topology, thereby improving the reliability and yield of the device.

Description

반도체 기판 형성방법Semiconductor substrate formation method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도 (가) 내지 (라)는 본 발명의 [실시예1]에 따른 반도체 기판 형성 방법을 설명하기 위한 단면도.1A to 1D are cross-sectional views for explaining the method for forming a semiconductor substrate according to [Example 1] of the present invention.

Claims (5)

실리콘 기판상에 산화막과 실리콘 질화막을 순차적으로 형성하는 단계; 상기 산화막과 실리콘 질화막을 셀 형성 영역부위만 식각하는 단계; 상기 식각에 의하여 노출된 셀 형성영역을 산화하여 필드 산화막을 형성하는 단계; 상기 필드 산화막을 제거하는 실리콘 기판을 함몰시키는 단계; 상기 전체 구조 상부에 O+원자를 주입하는 단계; 및 상기 실리콘 기판을 어닐링하는 단계를 포함하는 것을 특징으로 하는 반도체 기판 형성방법.Sequentially forming an oxide film and a silicon nitride film on the silicon substrate; Etching the oxide layer and the silicon nitride layer only in a cell formation region; Forming a field oxide layer by oxidizing the cell formation region exposed by the etching; Recessing the silicon substrate from which the field oxide film is removed; Injecting O + atoms over the entire structure; And annealing the silicon substrate. 제1항에 있어서, 상기 실리콘 기판이 함몰되는 기판은 기판 상면으로부터 0.5 내지 2.0㎛인 것을 특징으로 하는 반도체 기판 형성방법.The method of claim 1, wherein the substrate on which the silicon substrate is recessed is 0.5 to 2.0 μm from an upper surface of the substrate. 실리콘 기판상에 감광막을 도포하고, 셀 형성 영역만을 노출시키도록 노광 및 현상하여 마스크 패턴을 형성하는 단계; 상기 마스크 패턴의 형태로 하부의 실리콘 기판을 식각하는 단계; 상기 식각이 이루어진 실리콘 기판상에 O+원자를 이온 주입하는 단계; 및 상기 실리콘 기판을 어닐링하는 단계를 포함하는 것을 특징으로 하는 반도체 기판 형성방법.Applying a photosensitive film on the silicon substrate, and exposing and developing the cell formation region to form a mask pattern; Etching the lower silicon substrate in the form of the mask pattern; Ion implanting O + atoms onto the etched silicon substrate; And annealing the silicon substrate. 제3항에 있어서, 상기 실리콘 기판이 식각되는 깊이는 0.5 내지 2.0㎛인 것을 특징으로 하는 반도체 기판 형성방법.The method of claim 3, wherein the silicon substrate is etched to a depth of about 0.5 to 2.0 μm. 제3항 또는 제4항에 있어서, 상기 실리콘 기판을 식각하는 방법은, 실리콘 기판의 상부로부터 전체 식각되는 깊이의 50%는 습식 식각하고, 나머지 50%는 건식 식각하는 것을 특징으로 하는 반도체 기판 형성방법.5. The method of claim 3, wherein the silicon substrate is etched, wherein 50% of the depth etched from the top of the silicon substrate is wet etched, and the remaining 50% is dry etched. Way. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950046252A 1995-12-02 1995-12-02 Semiconductor substrate formation method KR970051970A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950046252A KR970051970A (en) 1995-12-02 1995-12-02 Semiconductor substrate formation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950046252A KR970051970A (en) 1995-12-02 1995-12-02 Semiconductor substrate formation method

Publications (1)

Publication Number Publication Date
KR970051970A true KR970051970A (en) 1997-07-29

Family

ID=66592913

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950046252A KR970051970A (en) 1995-12-02 1995-12-02 Semiconductor substrate formation method

Country Status (1)

Country Link
KR (1) KR970051970A (en)

Similar Documents

Publication Publication Date Title
KR950001884A (en) Method for varying the thickness of the surface silicon layer of a silicon-insulator substrate
KR970051970A (en) Semiconductor substrate formation method
KR980006032A (en) Method of forming an isolation region of a semiconductor device
KR960014056B1 (en) Pattern forming method of potosensitive film
KR970054111A (en) Manufacturing method of semiconductor device
KR950021366A (en) Method of forming device isolation film in semiconductor device
KR970053418A (en) Semiconductor Device Separation Method
KR970053470A (en) Device Separation Method of Semiconductor Device
KR960043241A (en) How to form mask line of word line
KR920008923A (en) Device isolation region formation method of semiconductor integrated circuit
KR960005936A (en) Field oxide film formation method of semiconductor device
KR960019653A (en) Device Separating Method of Semiconductor Device
KR960002471A (en) Method for manufacturing silicon-on-insulator (SOI) device and its structure
KR970003496A (en) Method of forming micro contact hole in manufacturing semiconductor device
KR940012576A (en) Trench isolation manufacturing method
KR960039272A (en) Device isolation oxide film formation method of semiconductor device
KR910005423A (en) Manufacturing Method of Semiconductor Device
KR970053420A (en) Field oxide film formation method of semiconductor device
KR970023885A (en) Manufacturing method of MOS field effect transistor
KR950025913A (en) Micro pattern formation method of semiconductor device
KR960009204A (en) How to prepare pyrom
KR960030311A (en) Manufacturing method of semiconductor device
KR940016920A (en) Manufacturing method of bottom gate thin film transistor
KR970052317A (en) Method for forming micro contact window of semiconductor device
KR960026242A (en) Transistor Formation Method of Semiconductor Device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination