KR970049576A - Data write control circuit of the memory element - Google Patents
Data write control circuit of the memory element Download PDFInfo
- Publication number
- KR970049576A KR970049576A KR1019950065843A KR19950065843A KR970049576A KR 970049576 A KR970049576 A KR 970049576A KR 1019950065843 A KR1019950065843 A KR 1019950065843A KR 19950065843 A KR19950065843 A KR 19950065843A KR 970049576 A KR970049576 A KR 970049576A
- Authority
- KR
- South Korea
- Prior art keywords
- controller
- memory element
- control circuit
- data write
- write control
- Prior art date
Links
Landscapes
- Static Random-Access Memory (AREA)
Abstract
본 발명은 어드레스와 복수개의 바이트 인네이블 신호를 출력하는 콘트롤러와, 상기 콘트로러에서 출력되는 복수개의 바이트 인네이블 신호에 의해 소정의 데이터를 기입 및 독출하는 제1,2메모리 소자로 구성하되, 상기 콘트롤러의 하위 32비트 데이터 라인을 칩의 32비트 출력 데이터 라인과 워드 교환되도록 하여, 서로 다른 RAM 포트와 SAM 포트를 가진 메모리 소자의 각 포트의 데이터 폭을 같게 하는 메모리 소자의 데이터 기입제어 회로에 관한 것이다.The present invention comprises a controller for outputting an address and a plurality of byte enable signals, and first and second memory devices for writing and reading predetermined data by a plurality of byte enable signals output from the controller. The lower 32-bit data line of the controller is word-exchanged with the 32-bit output data line of the chip, so as to equalize the data width of each port of the memory element having different RAM and SAM ports. It is about.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명에 따른 메모리 소자의 데이터 기입 제어 회로를 나타낸 도면.1 is a diagram showing a data write control circuit of a memory device according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950065843A KR970049576A (en) | 1995-12-29 | 1995-12-29 | Data write control circuit of the memory element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950065843A KR970049576A (en) | 1995-12-29 | 1995-12-29 | Data write control circuit of the memory element |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970049576A true KR970049576A (en) | 1997-07-29 |
Family
ID=66622764
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950065843A KR970049576A (en) | 1995-12-29 | 1995-12-29 | Data write control circuit of the memory element |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970049576A (en) |
-
1995
- 1995-12-29 KR KR1019950065843A patent/KR970049576A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910005308A (en) | Semiconductor memory | |
KR870010551A (en) | Dynamic RAM | |
KR920013462A (en) | Semiconductor memory | |
KR880004479A (en) | Dynamic Semiconductor Memory Device | |
KR940007884A (en) | Semiconductor devices | |
KR910013274A (en) | Dual Port DRAM and Its Operation Method | |
CA2347230A1 (en) | Serial-to-parallel/parallel-to-serial conversion engine | |
KR840005593A (en) | Monolithic Semiconductor Memory | |
KR910020724A (en) | Semiconductor memory | |
KR860003551A (en) | Memory | |
KR920017115A (en) | Semiconductor memory device | |
KR910010530A (en) | High speed recording circuit in RAM test | |
KR960025011A (en) | Data input / output detection circuit of memory device | |
KR970049243A (en) | How to classify semiconductor memory devices | |
KR970049576A (en) | Data write control circuit of the memory element | |
KR910006852A (en) | Memory control system and method | |
KR920018752A (en) | Semiconductor memory | |
KR960018899A (en) | Memory module with read conversion write function | |
KR960001999A (en) | Memory bank select circuit | |
KR950034262A (en) | Low Power Consumption Semiconductor Memory Device | |
KR970029063A (en) | Physical address control method of system with various memory width and length | |
KR970017600A (en) | Semiconductor memory device with memory array banks with different speeds | |
KR950024336A (en) | Semiconductor memory | |
KR970067349A (en) | Synchronous Semiconductor Memory Device | |
KR970012785A (en) | Parallel test circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |