KR970029611A - Inverse quantizer - Google Patents

Inverse quantizer Download PDF

Info

Publication number
KR970029611A
KR970029611A KR1019950044395A KR19950044395A KR970029611A KR 970029611 A KR970029611 A KR 970029611A KR 1019950044395 A KR1019950044395 A KR 1019950044395A KR 19950044395 A KR19950044395 A KR 19950044395A KR 970029611 A KR970029611 A KR 970029611A
Authority
KR
South Korea
Prior art keywords
output
area
count counter
inverse quantizer
input signal
Prior art date
Application number
KR1019950044395A
Other languages
Korean (ko)
Other versions
KR100244896B1 (en
Inventor
임정환
Original Assignee
이우복
사단법인 고등기술연구원 연구조합
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이우복, 사단법인 고등기술연구원 연구조합 filed Critical 이우복
Priority to KR1019950044395A priority Critical patent/KR100244896B1/en
Publication of KR970029611A publication Critical patent/KR970029611A/en
Application granted granted Critical
Publication of KR100244896B1 publication Critical patent/KR100244896B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/22—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing distortions
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H04N19/124—Quantisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

본 발명은 디지탈 브이씨알의 영상 복호화 과정에 사용되는 역양자화기에 관한 것으로, 정해진 순서대로 0에서 63까지의 카운팅되는 계수카운터의 출력을 입력으로 하되 영역번호가 달라지는 계수에서는 그 바로 전의 계수를 감지하여 영역변환을 유도할 계수가 계수 카운터에서 카운팅되는 동시에 이미 변환된 영역번호를 출력함으로써 그 경로에서의 지연시간을 감소시키는 순차회로로 구현된 영역 계수회로를 포함하는 것을 특징으로 하는 역양자화기에 관한 기술이다.The present invention relates to an inverse quantizer used in an image decoding process of a digital VLC, and inputs the output of a counting counter counting from 0 to 63 in a predetermined order, but detects the coefficient immediately before the coefficient where the area number is different. An inverse quantizer comprising an area counting circuit implemented as a sequential circuit in which a coefficient to induce area conversion is counted in a counting counter and at the same time outputting an area number already converted to reduce a delay time in a path thereof. to be.

Description

역양자화기Inverse quantizer

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 영상신호 복호화과정을 도시한 주변 블럭도.1 is a peripheral block diagram showing a video signal decoding process.

제2도는 역양자화기의 구성을 도시한 블럭도.2 is a block diagram showing the configuration of an inverse quantizer.

제3도는 종래의 역양자화기의 처리부를 도시한 블럭도.3 is a block diagram showing a processing unit of a conventional inverse quantizer.

제4a도 및 제4b도는 블럭 내 신호들의 스캐닝 순서와 계수별 영역을 도시한 상태도.4A and 4B are state diagrams illustrating scanning order and coefficient-specific regions of signals in a block.

제5도는 본 발명에 따른 영역 계수회로에서의 출력상태변환을 도시한 상태천이도.5 is a state transition diagram showing an output state change in the area counting circuit according to the present invention.

Claims (1)

디브이씨알의 영상 복원화과정에서 사용되며, 데이타 입력부와 처리부와 출력부와 상기 각 부분을 제어하는 스테이트 머신으로 구성된 역양자화기에 있어서, 일정한 주파수를 갖는 클럭에 의해 동기화되어 매 클럭이 입력될 때마다 1씩 증가된 숫자를 출력하는 계수 카운터와, 상기 계수 카운터의 출력과 동기화 클럭에 의해 제어되며, 영역 변환이 이루어지는 입력신호의 순서 바로 전에 입력된 계수 카운터의 출력을 감지하여 다음 클럭이 계수 카운터로 인가되어 새로운 출력을 카운팅할 때에 이미 변환된 다음 영역번호를 출력하도록 순차회로로 구현한 영역 계수회로와, 상기 영역 계수회로의 출력과 블럭에 대한 헤더정보를 이용하여 입력신호를 몇 비트 간격으로 이동시킬 것인가를 결정하는 쉬프트 숫자 발생부와, 상기 쉬프트 숫자 발생부의 출력에 따라 입력신호를 적당한 비트만큼 이동시켜 출력하는 배럴 쉬프터를 포함하는 처리부를 갖는 것을 특징으로 하는 역양자화기.In the dequantizer, which is used in the image restoration process of DBC, and consists of a data input unit, a processing unit, an output unit, and a state machine that controls the respective parts, each clock is synchronized by 1 having a constant frequency. It is controlled by the count counter which outputs the incremented number, and the output of the count counter and the synchronization clock, and detects the output of the count counter input just before the sequence of the input signal in which the area conversion is performed, and the next clock is applied to the count counter. When a new output is counted, an area counting circuit implemented as a sequential circuit for outputting the next area number already converted, and the header information of the output and the block of the area counting circuit are used to move the input signal every few bits. A shift number generator for determining whether or not An inverse quantizer having a processing unit including a barrel shifter for outputting by shifting an input signal by an appropriate bit according to the output force. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950044395A 1995-11-28 1995-11-28 Inverse quantizer KR100244896B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950044395A KR100244896B1 (en) 1995-11-28 1995-11-28 Inverse quantizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950044395A KR100244896B1 (en) 1995-11-28 1995-11-28 Inverse quantizer

Publications (2)

Publication Number Publication Date
KR970029611A true KR970029611A (en) 1997-06-26
KR100244896B1 KR100244896B1 (en) 2000-02-15

Family

ID=19436184

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950044395A KR100244896B1 (en) 1995-11-28 1995-11-28 Inverse quantizer

Country Status (1)

Country Link
KR (1) KR100244896B1 (en)

Also Published As

Publication number Publication date
KR100244896B1 (en) 2000-02-15

Similar Documents

Publication Publication Date Title
KR890004502A (en) Signal phase alignment circuit
KR950009450A (en) Data Synchronization System and Method
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR960036749A (en) Variable-length decoding device
KR970029611A (en) Inverse quantizer
KR890001379A (en) Video signal processing method and converter for same
KR920702095A (en) Digital Circuit Encoding Binary Information
KR960010199B1 (en) Digital signal processor chip control apparatus
KR950010615A (en) Screen generator for wide TV receiver
KR0159390B1 (en) Apparatus for converting sampling rate of digital audio data
KR0155718B1 (en) Apparatus for generating synchronization data
KR970019445A (en) Image synthesizer and receiver
KR900019514A (en) Video signal processing device
KR970002073B1 (en) Vld device using pipe line structure
KR920011268A (en) Image Compression Processing Equipment
KR930018953A (en) Pattern insertion circuit for clock phase adjustment and operation mode determination
KR970004740A (en) Load Clock Generator for Rearrange Data in PDTV
KR930015674A (en) Frame Synchronization Signal Generation Circuit for Broadcast Receiver
JPS59140559A (en) Buffer register
KR19980025520A (en) Clock synchronization circuit
KR19980035874A (en) Control signal expansion device
KR940020729A (en) Error handling circuit of digital audio infrared receiver
KR970056909A (en) Horizontal Sync Signal Generator of Video Signal
KR960001978A (en) Barrel shifter circuit
KR970077957A (en) Multiplication circuit of pulse train and sieve method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20041105

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee