KR970013695A - Metering pulse generating circuit - Google Patents

Metering pulse generating circuit Download PDF

Info

Publication number
KR970013695A
KR970013695A KR1019950027114A KR19950027114A KR970013695A KR 970013695 A KR970013695 A KR 970013695A KR 1019950027114 A KR1019950027114 A KR 1019950027114A KR 19950027114 A KR19950027114 A KR 19950027114A KR 970013695 A KR970013695 A KR 970013695A
Authority
KR
South Korea
Prior art keywords
clock
output
metering pulse
clock selector
waveform generator
Prior art date
Application number
KR1019950027114A
Other languages
Korean (ko)
Other versions
KR0153680B1 (en
Inventor
이준성
조일남
Original Assignee
유기범
대우통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 유기범, 대우통신 주식회사 filed Critical 유기범
Priority to KR1019950027114A priority Critical patent/KR0153680B1/en
Publication of KR970013695A publication Critical patent/KR970013695A/en
Application granted granted Critical
Publication of KR0153680B1 publication Critical patent/KR0153680B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M15/00—Arrangements for metering, time-control or time indication ; Metering, charging or billing arrangements for voice wireline or wireless communications, e.g. VoIP
    • H04M15/82—Criteria or parameters used for performing billing operations
    • H04M15/8264—Pulse based
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/22—Arrangements for supervision, monitoring or testing
    • H04M3/24—Arrangements for supervision, monitoring or testing with provision for checking the normal operation
    • H04M3/248—Arrangements for supervision, monitoring or testing with provision for checking the normal operation for metering arrangements or prepayment telephone systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q1/00—Details of selecting apparatus or arrangements
    • H04Q1/18—Electrical details
    • H04Q1/30—Signalling arrangements; Manipulation of signalling currents
    • H04Q1/32—Signalling arrangements; Manipulation of signalling currents using trains of dc pulses
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M2215/00—Metering arrangements; Time controlling arrangements; Time indicating arrangements
    • H04M2215/78—Metric aspects
    • H04M2215/7866—Pulse based
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/1313—Metering, billing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13214—Clock signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Meter Arrangements (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)

Abstract

본 발명에 따른 메터링 펄스 발생회로는 클럭선택신호에 따라 소정의 저항값을 선택하는 클럭선택부(21) ; 상기 클럭선택부(21)의 출력을 입력받아 상기 클럭선택부(21)에서 선택된 듀티비 및 주파수의 파형을 발생하는 예측파형 발생부(22) ; 및 상기 예측파형 발생부(22)의 출력을 증폭하는 출력증폭기(23)로 구성되어 클럭선택신호에 따라 시스템이 요구하는 TeleTAX방식의 메터링 펄스를 방생시켜 공급할 수 있으므로 시스템규격에 대한 적응성이 향상되고, 회로구성이 간단하여 저렴하게 구현할 수 있다.The metering pulse generation circuit according to the present invention includes a clock selector 21 for selecting a predetermined resistance value according to a clock selection signal; A prediction waveform generator 22 which receives the output of the clock selector 21 and generates a waveform having a duty ratio and a frequency selected by the clock selector 21; And an output amplifier 23 for amplifying the output of the predictive waveform generator 22 to generate and supply TeleTAX-type metering pulses required by the system according to a clock selection signal, thereby improving adaptability to system standards. In addition, the circuit configuration is simple and can be implemented inexpensively.

Description

메터링 펄스 발생회로Metering pulse generating circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 메터링 펄스 발생회로를 도시한 블럭도.2 is a block diagram showing a metering pulse generating circuit according to the present invention.

제3도는 본 발명에 따른 일실시예이다.3 is one embodiment according to the present invention.

Claims (3)

시스템으로부터 입력된 클럭선택신호에 따라 선택된 주파수로 텔리택스방식의 과금신호를 발생하는 메터링 펄스 발생회로에 있어서, 클럭신호에 따라 소정의 저항값을 선택하는 클럭선택부(21) ; 상기 클럭선택부(21)의 출력을 입력 받아 상기 클럭선택부(21)에서 선택된 듀티비 및 주파수의 파형을 발생하는 예측파형 발생부(22); 및 상기 예측파형 발생부(22)의 출력을 증폭하는 출력증폭기(23)로 구성되는 것을 특징으로 하는 메터링 펄스 발생회로.1. A metering pulse generation circuit for generating a billing signal of a teletax type at a frequency selected in accordance with a clock selection signal input from a system, comprising: a clock selecting section 21 for selecting a predetermined resistance value in accordance with a clock signal; A prediction waveform generator 22 receiving the output of the clock selector 21 and generating a waveform having a duty ratio and a frequency selected by the clock selector 21; And an output amplifier (23) for amplifying the output of the predictive waveform generator (22). 제1항에 있어서, 상기 클럭선택부(21)가 클럭선택(SEL)신호에 따라 연결 혹은 차단되는 복수개의 스위칭소자(U2~U5)와 상기 스위칭소자에 연결되는 저항(R1~R6)으로 구현되는 것을 특징으로 하는 메터링 펄스 발생회로.According to claim 1, wherein the clock selector 21 is implemented by a plurality of switching elements (U2 ~ U5) connected or disconnected in accordance with the clock selection (SEL) signal and resistors (R1 ~ R6) connected to the switching elements. Metering pulse generation circuit, characterized in that the. 제1항에 있어서, 상기 예측파형 발생부(22)가 상기 클럭선택부(21)의 저항값에 의해 듀티비와 주파수를 정해 파형을 발생하는 집적회로소자로 구현되는 것을 특징으로 하는 메터링 펄스 발생회로.The metering pulse of claim 1, wherein the predictive waveform generator 22 is implemented as an integrated circuit device that generates a waveform by determining a duty ratio and a frequency based on a resistance value of the clock selector 21. Generating circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950027114A 1995-08-29 1995-08-29 A circuit for generating metering pulses KR0153680B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950027114A KR0153680B1 (en) 1995-08-29 1995-08-29 A circuit for generating metering pulses

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950027114A KR0153680B1 (en) 1995-08-29 1995-08-29 A circuit for generating metering pulses

Publications (2)

Publication Number Publication Date
KR970013695A true KR970013695A (en) 1997-03-29
KR0153680B1 KR0153680B1 (en) 1998-11-16

Family

ID=19424850

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950027114A KR0153680B1 (en) 1995-08-29 1995-08-29 A circuit for generating metering pulses

Country Status (1)

Country Link
KR (1) KR0153680B1 (en)

Also Published As

Publication number Publication date
KR0153680B1 (en) 1998-11-16

Similar Documents

Publication Publication Date Title
TW429322B (en) Semiconductor test system
KR980006247A (en) Delay element test device and integrated circuit with test function
KR970031301A (en) Pulse width modulated signal output circuit
KR940006348A (en) D / A Inverter and A / D Inverter
KR840008103A (en) Signal signal circuit and alarm device
KR950027412A (en) Voltage-frequency converter
KR970013695A (en) Metering pulse generating circuit
KR890015244A (en) Digital clip circuit
KR950013205A (en) Control device for controlling the analog circuit according to the signal indicating the control voltage and the type of the control voltage
KR880000837A (en) Integrated Circuit with Dividing Check
US4103242A (en) Waveform converter for altering the frequency spectrum of an output signal
KR970011888A (en) Test mode converter
SU1265735A1 (en) Digital variable voltage converter
KR920019098A (en) Frequency counter control circuit
KR970019379A (en) DISPLAY
KR900001150A (en) PCM data generation circuit
KR840006107A (en) Automatic frequency control signal generation circuit
KR940023116A (en) Variable digital pulse width modulation control circuit device
KR960042337A (en) Random number generator using linear feedback shift register with changeable order
KR950016272A (en) Clock synchronization circuit
KR920011064A (en) Custom code signal generation circuit on the remote control
KR970056157A (en) Clock automatic switching circuit
KR960027288A (en) Pop Noise Reduction Circuit
KR940027337A (en) Satellite receiver selection circuit
KR20000038211A (en) Power on reset signal generating apparatus and method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020703

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee