KR970013353A - Capacitor Formation Method of Semiconductor Device - Google Patents
Capacitor Formation Method of Semiconductor Device Download PDFInfo
- Publication number
- KR970013353A KR970013353A KR1019950026723A KR19950026723A KR970013353A KR 970013353 A KR970013353 A KR 970013353A KR 1019950026723 A KR1019950026723 A KR 1019950026723A KR 19950026723 A KR19950026723 A KR 19950026723A KR 970013353 A KR970013353 A KR 970013353A
- Authority
- KR
- South Korea
- Prior art keywords
- storage node
- forming
- source
- substrate
- insulating
- Prior art date
Links
Landscapes
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
본 발명은 반도체 소자 제조방법에 관한 것으로 특히 커패시터 용량을 충분히 확보하여 고집적 디램(DRAM) 메모리 소자제조에 적당하도록 한 반도체 소자의 커패시터 제조방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device, and more particularly, to a method of manufacturing a capacitor of a semiconductor device in which a capacitor capacity is sufficiently secured to be suitable for manufacturing a highly integrated DRAM (DRAM) memory device.
상기와 같은 목적을 달성하기 위한 본 발명의 반도체 소자의 커패시터 제조방법은 필드산화막이 형성된 반도체 기판에 게이트 전극을 형성하고 상기 게이트 전극 양측 기판에 소오스/드레인 불순물영역을 형성하는 제1 공정과, 상기 게이트 및 소오스/드레인 불순물영역이 형성된 기판 전면에 제1절연막, 제2절연막, 제3절연막을 차례로 형성하는 제2공정과, 상기 소오스 불순물영역상의 제1, 제2, 제3절연막을 선택적 습식 및 건식 식각으로 제거하여 소오스 불순물영역을 노출시킴과 동시에 상기 노출된 소오스 불순물영역 표면을 요철모양으로 패터닝하는 제3공정과, 상기 전면에 제1스토리지 노드 폴리실리콘을 증착하고 상기 소오스 불순물영역 상측 커패시터 형성영역의 제1스토리지 노드 폴리실리콘상에 제4절연막을 형성하는 제4공정과, 상기 제4절연막이 형성된 기판전면에 제2스토리 노드 폴리실리콘을 선택적으로 제거하여 커패시터의 스토리지 노드를 패터닝하는 제5공정과, 상기 제4, 제3, 제2절연막을 제거함과 동시에 상기 스토리지 노드 표면에 요철을 형성하는 제6공정과, 상기 표면 부위에 요철을 갖는 스토리지 노드가 형성된 기판 전면에 유전체 및 플레이트 전극을 형성하는 제7공정을 포함하여 이루어짐을 특징으로 한다.The capacitor manufacturing method of the semiconductor device of the present invention for achieving the above object is a first step of forming a gate electrode on the semiconductor substrate on which the field oxide film is formed and the source / drain impurity regions on the substrate on both sides of the gate electrode; A second process of sequentially forming a first insulating film, a second insulating film, and a third insulating film on the entire surface of the substrate on which the gate and the source / drain impurity regions are formed; and selectively wetting the first, second, and third insulating films on the source impurity regions. A third process of removing the source impurity region by dry etching and simultaneously patterning the exposed source impurity region surface into an uneven shape, depositing a first storage node polysilicon on the front surface, and forming a capacitor on the source impurity region A fourth step of forming a fourth insulating film on the first storage node polysilicon in the region; and the fourth section. A fifth step of patterning the storage node of the capacitor by selectively removing the second story node polysilicon on the entire surface of the substrate on which the smoke is formed; and removing the fourth, third, and second insulating layers, and unevenness on the surface of the storage node. And a seventh step of forming a dielectric and a plate electrode on the front surface of the substrate on which the storage node having irregularities on the surface portion is formed.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명의 반도체 소자의 커패시터 제조방법을 나타낸 공정단면도.Figure 2 is a process cross-sectional view showing a capacitor manufacturing method of a semiconductor device of the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950026723A KR970013353A (en) | 1995-08-26 | 1995-08-26 | Capacitor Formation Method of Semiconductor Device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950026723A KR970013353A (en) | 1995-08-26 | 1995-08-26 | Capacitor Formation Method of Semiconductor Device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970013353A true KR970013353A (en) | 1997-03-29 |
Family
ID=66596071
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950026723A KR970013353A (en) | 1995-08-26 | 1995-08-26 | Capacitor Formation Method of Semiconductor Device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970013353A (en) |
-
1995
- 1995-08-26 KR KR1019950026723A patent/KR970013353A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940010400A (en) | Method for manufacturing storage electrode of capacitor | |
KR930018659A (en) | Fine contact formation method for highly integrated devices | |
KR970013353A (en) | Capacitor Formation Method of Semiconductor Device | |
KR970013355A (en) | Capacitor Manufacturing Method of Semiconductor Device | |
KR970013352A (en) | Mode setting circuit of semiconductor device | |
KR970013351A (en) | Capacitor Manufacturing Method for Semiconductor Devices | |
KR950007106A (en) | DRAM Cell Capacitor Manufacturing Method | |
KR970077665A (en) | Capacitor manufacturing method | |
KR960009152A (en) | Semiconductor Memory Manufacturing Method | |
KR970052204A (en) | Method for forming charge storage electrode of capacitor | |
KR950024334A (en) | Semiconductor device manufacturing method | |
KR940016828A (en) | Capacitor Manufacturing Method of Semiconductor Device | |
KR940022861A (en) | Capacitor Manufacturing Method of Memory Device | |
KR960009172A (en) | Multilayer Capacitor Manufacturing Method | |
KR970053946A (en) | Semiconductor memory device and manufacturing method thereof | |
KR940016786A (en) | Manufacturing Method of Semiconductor Memory Device | |
KR950021618A (en) | Manufacturing method of cylindrical capacitor | |
KR940022830A (en) | Capacitor Manufacturing Method of Memory Device | |
KR950010076A (en) | DRAM cell manufacturing method of semiconductor device | |
KR930011235A (en) | Method for manufacturing charge storage electrode with increased surface area | |
KR970072422A (en) | Memory cell capacitor and manufacturing method thereof | |
KR930001427A (en) | Manufacturing method of capacitor of DRAM cell | |
KR960002839A (en) | Semiconductor Memory Manufacturing Method | |
KR940022855A (en) | Capacitor Manufacturing Method of Semiconductor Memory Cell | |
KR920013724A (en) | Capacitor Manufacturing Method of Semiconductor Memory Device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |