KR970012223A - Video graphics controller - Google Patents

Video graphics controller Download PDF

Info

Publication number
KR970012223A
KR970012223A KR1019950026176A KR19950026176A KR970012223A KR 970012223 A KR970012223 A KR 970012223A KR 1019950026176 A KR1019950026176 A KR 1019950026176A KR 19950026176 A KR19950026176 A KR 19950026176A KR 970012223 A KR970012223 A KR 970012223A
Authority
KR
South Korea
Prior art keywords
video
controller
memory
graphics controller
multimedia
Prior art date
Application number
KR1019950026176A
Other languages
Korean (ko)
Other versions
KR0184459B1 (en
Inventor
박성현
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950026176A priority Critical patent/KR0184459B1/en
Publication of KR970012223A publication Critical patent/KR970012223A/en
Application granted granted Critical
Publication of KR0184459B1 publication Critical patent/KR0184459B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00—Indexing scheme for image data processing or generation, in general
    • G06T2200/28—Indexing scheme for image data processing or generation, in general involving image processing hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00—Indexing scheme for image analysis or image enhancement
    • G06T2207/10—Image acquisition modality
    • G06T2207/10016—Video; Image sequence

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Computer Hardware Design (AREA)
  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

1.청구 범위에 기재된 발명이 속한 기술분야1. Technical field to which the invention described in the claims belongs

멀티미디어용 퍼스널 컴퓨터에 관한 것으로, 특히 비디오 그래픽 콘트롤러에 관한 것이다.A personal computer for multimedia, and more particularly, a video graphics controller.

2.발명이 해결하려고 하는 기술적 과제2. Technical problem that the invention tries to solve

저가의 멀티미디어용 비디오 그래픽 콘트롤러를 제공하는데 있다.To provide a low cost multimedia video graphics controller.

3.발명의 해결방법의 요지3. Summary of the solution of the invention

시스템의 버스와 모니터간에 연결되어 멀티미디어용 그래픽 또는 비디오 데이타의 디스플레이를 제어하는 비디오 그래픽 콘트롤러는 상기 버스와 연결되어 비디오/그래픽 데이타의 디스플레이를 제어하기 위한 콘트롤러부와;상기 콘트롤러부에 연결되어 미리설정된 단일영역에 비디오 및 그래픽 데이타를 저장하는 메모리와;상기 메모리와 상기 모니터간에 연결되어 상기 메모리로부터 출력되어 비디오/그래픽 데이타를 상기 모니터에 전송하는 램댁을 가진다.A video graphics controller connected between the bus and the monitor of the system to control the display of graphics or video data for multimedia, comprising: a controller unit connected to the bus to control the display of video / graphic data; A memory for storing video and graphic data in a single region;

4.발명의 중요한 용도4. Important uses of the invention

멀티미디어용 퍼스널 컴퓨터에 사용된다.Used for multimedia personal computers.

Description

비디오 그래픽 콘트롤러Video graphics controller

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제4도는 본 발명에 따른 멀티미디어 비디오 그래픽 콘트롤러의 장치구성도.4 is a device configuration diagram of a multimedia video graphic controller according to the present invention.

Claims (3)

시스템의 버스와 모니터간에 연결되어 멀티미디용 그래픽 또는 비디오 데이타의 디스플레이를 제어하는 비디오 그래픽 콘트롤러에 있어서; 상기 버스와 연결되어 비디오/그래픽 데이타의 디스플레이를 제어하기 위한 콘트롤러부와;상기 콘트롤러부에 연결되어 미리설정된 단일영역에 비디오 및 그래픽 데이타를 저장하는 메모리와; 상기 메모리와 상기 모니터간에 연결되어 상기 메모리로부터 출력되는 비디오/그래픽 데이타를 상기 모니터에 전송하는 램댁을 가짐을 특징으로 하는 비디오 그래픽 콘트롤러.A video graphics controller coupled between a system bus and a monitor, the video graphics controller controlling the display of graphics or video data for multimedia; A controller connected to the bus for controlling display of video / graphic data; a memory connected to the controller to store video and graphic data in a single predetermined area; And a RAMDAC connected between the memory and the monitor to transmit video / graphic data output from the memory to the monitor. 제1항에 있어서, 상기 콘트롤러부는 호스트 인터페이스, VGA 및 악셀레이터, 메모리 콘트롤러, 및 비디오 콘트롤러를 포함하는 것을 특징으로 하는 비디오 그래픽 콘트롤러.The video graphics controller of claim 1, wherein the controller unit comprises a host interface, a VGA and an accelerator, a memory controller, and a video controller. 제2항에 있어서, 상기 비디오 콘트롤러는 상기 호스트 인터페이스와 메모리 콘트롤러간에 연결되어 모맷터와 스캘러기능을 가짐을 특징으로 하는 비디오 그래픽 콘트롤러.The video graphics controller of claim 2, wherein the video controller is connected between the host interface and a memory controller to have a modeler and a scalar function. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950026176A 1995-08-23 1995-08-23 Video graphic controller KR0184459B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950026176A KR0184459B1 (en) 1995-08-23 1995-08-23 Video graphic controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950026176A KR0184459B1 (en) 1995-08-23 1995-08-23 Video graphic controller

Publications (2)

Publication Number Publication Date
KR970012223A true KR970012223A (en) 1997-03-29
KR0184459B1 KR0184459B1 (en) 1999-05-15

Family

ID=19424256

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950026176A KR0184459B1 (en) 1995-08-23 1995-08-23 Video graphic controller

Country Status (1)

Country Link
KR (1) KR0184459B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100767033B1 (en) * 2001-09-11 2007-10-15 주식회사 도담시스템스 Real-time image operating system on the basis of personal computer

Also Published As

Publication number Publication date
KR0184459B1 (en) 1999-05-15

Similar Documents

Publication Publication Date Title
KR100221028B1 (en) Graphic accelerator and memory-prefetching method of it
KR970705119A (en) A display controller capable of accessing an external memory for gray scale modulation data (Display Controller Capable of Accessing an External Memory for Gray Scale Modulation Data)
AU2845997A (en) Chip card
KR920013087A (en) Method and apparatus for writing directly to a frame buffer in a computer having a window system controlling a screen display
US5301277A (en) Method and apparatus for communicating peripheral data to/from minor operating systems running as subprocesses on a main operating system
KR960042321A (en) A data processing system having a display control device of a busting direct memory access scheme
EP1035477A3 (en) Improved cache memory and system
WO1999024910B1 (en) Opposing directional fill calculators in a graphics processor
KR970012223A (en) Video graphics controller
KR970076214A (en) Data interface method between microprocessor and memory
KR880009306A (en) Direct memory access control unit
US5621401A (en) Circuit for sensing input conditioning of keyboard
CA2056727A1 (en) Inking buffer for flat-panel display controllers
JPH0460692A (en) Display device for personal computer
KR880011645A (en) Video subsystem
KR970016886A (en) Information processing system with efficient power-on initialization
KR970705116A (en) A Display Controller Capable of Accessing Graphics Data from a Shared System Memory.
JP2595243Y2 (en) Microcomputer
KR970012196A (en) System redundancy implementing device including shared memory
JPH04158464A (en) Memory controller
KR920020319A (en) Color graphics adapter emulation circuit
KR970049679A (en) Data receiving device of personal computer
JPH02277123A (en) Computer
KR930014048A (en) Interface circuit of MBus and DSP module for multimedia data processing
KR940015913A (en) Graphic Text Accelerator in Color Plain System Mode

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061128

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee