KR970011988A - Noise Reduction Circuit of Electronic Switching System - Google Patents

Noise Reduction Circuit of Electronic Switching System Download PDF

Info

Publication number
KR970011988A
KR970011988A KR1019950024431A KR19950024431A KR970011988A KR 970011988 A KR970011988 A KR 970011988A KR 1019950024431 A KR1019950024431 A KR 1019950024431A KR 19950024431 A KR19950024431 A KR 19950024431A KR 970011988 A KR970011988 A KR 970011988A
Authority
KR
South Korea
Prior art keywords
signal
digital
pulse signal
buffer
generating
Prior art date
Application number
KR1019950024431A
Other languages
Korean (ko)
Other versions
KR0174601B1 (en
Inventor
김병환
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950024431A priority Critical patent/KR0174601B1/en
Publication of KR970011988A publication Critical patent/KR970011988A/en
Application granted granted Critical
Publication of KR0174601B1 publication Critical patent/KR0174601B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04M—TELEPHONIC COMMUNICATION
    • H04M3/00—Automatic or semi-automatic exchanges
    • H04M3/18—Automatic or semi-automatic exchanges with means for reducing interference or noise; with means for reducing effects due to line faults with means for protecting lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

1. 청구범위에 기재된 발명이 속한 기술분야1. TECHNICAL FIELD OF THE INVENTION

전자식 교환시스템에 관한 것이다.It relates to an electronic exchange system.

2. 발명이 해결하려고 하는 기술적 과제2. The technical problem to be solved by the invention

본 발명은 전자식 교환시스템에 있어서의 스위치부와 디지탈 전화기사이의 전송선로에 외부로쿠터 유입되는 잡음에 의해 발생되는 디지탈 패턴 에러를 제거함에 있다.The present invention is to eliminate the digital pattern error caused by noise flowing into the transmission line between the switch unit and the digital telephone in the electronic switching system.

3. 발명의 해결요지3. Solution of invention

본 발명은 디지탈 전화기에서 출력되는 수신 디지탈 신호가 외부 잡음의 영향을 받아 발생되는 디지탈 패턴에러를 제거하기 위하여 일정 주기를 가지는 프레임 신호를 발생하는 상기 스위치수단과; 상기 전자식 교환시스템의 시스템클럭에 동기되어 일정 주기를 가지는 윈도우 펄스신호를 발생하는 윈도우 펄스발생수단과; 상기 윈도우 펄스 신호와 상기 프레임신호를 입력하여 상기 윈도우 펄스신호의 주기안에서 상기 프레임 신호가 포함되면 싱크펄스신호를 발생하고 상기 윈도우 펄스신호의 주기안에 상기 프레임신호가 포함되지 않으면 상크에러신호를 발생하는 싱크펄스발생 제어수단과; 상기 싱크에러펄스신호에 대응하여 세트되어 버퍼디스인에이블신호를 발행하고 상시 싱크펄스신호에 대응하여 리세트 되어 버퍼인에이블 신호를 발생하는 버퍼인에이블신호 발생제어 수단과; 상기 버퍼디스인에이블 신호와 상기 버퍼인에이블 신호를 입력하여 상기 디지탈신호를 상기 스위치수단으로 전송을 제어하는 버퍼수단으로 구성한다.The switch means for generating a frame signal having a predetermined period in order to eliminate the digital pattern error generated by the received digital signal output from the digital telephone is influenced by external noise; Window pulse generating means for generating a window pulse signal having a predetermined period in synchronization with the system clock of the electronic switching system; When the frame signal is included in the period of the window pulse signal by inputting the window pulse signal and the frame signal, a sync pulse signal is generated. When the frame signal is not included in the period of the window pulse signal, a sync error signal is generated. Sink pulse generation control means; Buffer enable signal generation control means which is set in correspondence with the sync error pulse signal to issue a buffer disable signal and is reset in response to the sync pulse signal at all times to generate a buffer enable signal; And buffer means for controlling the transmission of the digital signal to the switch means by inputting the buffer enable signal and the buffer enable signal.

4. 발명의 중요한 용도4. Important uses of the invention

전자식 교환시스템에 있어서의 스위치부와 디지탈 전화기사이의 전송선로에 외부로부터 유입되는 잡음에 의해 발생되는 디지탈 패턴 에러를 제거한다.In the electronic switching system, the digital pattern error caused by the noise flowing from the outside to the transmission line between the switch unit and the digital telephone is eliminated.

Description

전자식 교환시스템의 잡음제거회로Noise Reduction Circuit of Electronic Switching System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1도는 종래의 전자식 교환시스템에 있어서 전송회로의 구성도1 is a block diagram of a transmission circuit in a conventional electronic switching system.

제 2도는 본 발명에 따른 전자식 교환시스템에 있어서 잡음 제거회로의 구성도2 is a block diagram of a noise canceling circuit in the electronic switching system according to the present invention.

Claims (2)

전자식 교환시스템에 있어서 디지탈 전화기와 스위치수단사이에 위치하는 잡음 제거회로에 있어서, 상기 디지탈 전화기에서 출력되는 수신 디지탈신호가 외부 잡음의 영향을 받아 발생되는 디지탈 패턴에러를 제거하기 위하여 일정 주기를 가지는 프레임 신호를 발생하는 상기 스위치수단과; 상기 전자식 교환시스템의 시스템클럭에 동기되어 일정 주기를 가지는 윈도우 펄스신호를 발생하는 윈도우 펄스발생수단과; 상기 윈도우 펄스신호와 상기 프레임신호를 입력하여 상기 윈도우 펄프신호의 주기안에 상기 프레임신호의 주기가 포함되면 싱크펄스신호를 발생하는 상크펄스신호 발생수단과; 상기 싱크펄스신호를 입력받아 리세크되어 버퍼인에이블신호를 발생하는 버퍼인에이블신호 발생수단과; 상기버퍼인에이블신호를 입력하여 상기 디지탈 신호를 상기 스위치수단에 전송하는 전송버퍼수단으로 이루어짐을 특징으로 하는 잡음제거회로.A noise canceling circuit positioned between a digital telephone and a switch means in an electronic switching system, wherein the received digital signal output from the digital telephone has a predetermined period to remove a digital pattern error generated by the influence of external noise. The switch means for generating a signal; Window pulse generating means for generating a window pulse signal having a predetermined period in synchronization with the system clock of the electronic switching system; A wake pulse signal generating means for inputting the window pulse signal and the frame signal to generate a sync pulse signal when the period of the frame signal is included in the period of the window pulp signal; Buffer enable signal generating means for receiving the sync pulse signal and being restrained to generate a buffer enable signal; And a transmission buffer means for inputting the buffer enable signal and transmitting the digital signal to the switch means. 전자식 교환시스템에 있어서 디지탈 전화기와 스위치수단사이에 위치하는 잡음 제거회로에 있어서, 상기 디지탈 전화기에서 출력되는 수신 디지탈신호가 외부 잡음의 영향을 받아 발생되는 디지탈 패턴에러를 제거하기 위하여 일정 주기를 가지는 프레임신호를 발생하는 상기 스위치 수단과; 상기 전자식 교환시스템의 시스템클럭에 동기되어 일정 주기를 가지는 윈도우 펄스신호를 발생하는 윈도우 펄스발생수단과; 상기 윈도우 펄스신호와 상기 프레임신호를 입력하여 상기 윈도우 펄스신호의 주기안에 상기 프레임신호의 주기가 포함되지 않으면 싱크에러펄스신호를 발행하는 싱크에러퍼스신호 발생수단과; 상기 싱크에러펄스신호를 입력받아 세트되어 버퍼디스인에이블신호를 발생하는 버퍼인스인에이블신호 발생수단과; 상기 버퍼디스인에이블신호를 입력하여 상기 디지탈신호의 상기 스위치수단에 전송되는 것을 차단하는 차단버퍼수단으로 이루어짐을 특징으로 하는 잡음제거회로A noise canceling circuit positioned between a digital telephone and a switch means in an electronic switching system, wherein the received digital signal output from the digital telephone has a predetermined period to remove a digital pattern error generated by the influence of external noise. The switch means for generating a signal; Window pulse generating means for generating a window pulse signal having a predetermined period in synchronization with the system clock of the electronic switching system; Sink error signal generation means for inputting the window pulse signal and the frame signal to issue a sync error pulse signal if the period of the frame signal is not included in the period of the window pulse signal; Buffer enable signal generation means for receiving and receiving the sync error pulse signal to generate a buffer disable enable signal; And a blocking buffer means for inputting the buffer disable signal to block transmission of the digital signal to the switch means. ※ 참고 사항 : 최초출원 내용에 의하여 공개하는 것임※ Note: The disclosure is based on the initial application.
KR1019950024431A 1995-08-08 1995-08-08 Noise Reduction Circuit of Electronic Switching System KR0174601B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950024431A KR0174601B1 (en) 1995-08-08 1995-08-08 Noise Reduction Circuit of Electronic Switching System

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950024431A KR0174601B1 (en) 1995-08-08 1995-08-08 Noise Reduction Circuit of Electronic Switching System

Publications (2)

Publication Number Publication Date
KR970011988A true KR970011988A (en) 1997-03-29
KR0174601B1 KR0174601B1 (en) 1999-04-01

Family

ID=19423085

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950024431A KR0174601B1 (en) 1995-08-08 1995-08-08 Noise Reduction Circuit of Electronic Switching System

Country Status (1)

Country Link
KR (1) KR0174601B1 (en)

Also Published As

Publication number Publication date
KR0174601B1 (en) 1999-04-01

Similar Documents

Publication Publication Date Title
KR900003705A (en) Part and time correction method
KR940006348A (en) D / A Inverter and A / D Inverter
KR920003760A (en) Oscillator frequency maintenance device within a predetermined frequency range
KR970011988A (en) Noise Reduction Circuit of Electronic Switching System
ATE116775T1 (en) MULTIPLEXING ARRANGEMENT FOR CLOCK SIGNALS.
KR970701397A (en) IC CARD CONTROL CIRCUIT AND IC CARD CONTROL SYSTEM
KR100259358B1 (en) Equalization Pulse Width Control Circuit
KR910014785A (en) Integrated circuit device
KR100292622B1 (en) Semiconductor memory device and method for coding signal of the same
KR970002549A (en) Module's sleep mode control circuit reduces power consumption of microcontroller
KR970055445A (en) Noise Canceling Input Circuit
KR940027583A (en) Surveillance camera
KR930020926A (en) Synchronization source monitoring and selection method of digital exchange and its circuit
SU1727175A1 (en) Address signal control device for serial memory
KR970049476A (en) Remote loopback adjustment circuit
KR920001924A (en) Field detection circuit
KR970051196A (en) Clock Synchronization Circuit of Semiconductor Memory
KR970056169A (en) Phase synchronization circuit
KR960009398A (en) Synchronous Clock Generation Circuit
KR970019365A (en) Synchronization signal stabilization circuit
JPH04264906A (en) Interface control circuit
KR890013914A (en) Channel assignment circuit of digital exchange
KR910013787A (en) Space Switch Clock Board Assembly
KR920020878A (en) Bit error check circuit
KR970013901A (en) Alarm and resynchronized clock generator in DAMA-SCPC

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20061018

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee