KR970003884B1 - Fine patterning method of semiconductor device - Google Patents
Fine patterning method of semiconductor device Download PDFInfo
- Publication number
- KR970003884B1 KR970003884B1 KR94003447A KR19940003447A KR970003884B1 KR 970003884 B1 KR970003884 B1 KR 970003884B1 KR 94003447 A KR94003447 A KR 94003447A KR 19940003447 A KR19940003447 A KR 19940003447A KR 970003884 B1 KR970003884 B1 KR 970003884B1
- Authority
- KR
- South Korea
- Prior art keywords
- oxide layer
- pattern
- layer
- depositing
- nitride layer
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 3
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 238000000059 patterning Methods 0.000 title 1
- 150000004767 nitrides Chemical class 0.000 abstract 6
- 238000000151 deposition Methods 0.000 abstract 4
- 238000005530 etching Methods 0.000 abstract 3
- 229920002120 photoresistant polymer Polymers 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 3
- 238000001039 wet etching Methods 0.000 abstract 2
- 238000004519 manufacturing process Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94003447A KR970003884B1 (en) | 1994-02-25 | 1994-02-25 | Fine patterning method of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94003447A KR970003884B1 (en) | 1994-02-25 | 1994-02-25 | Fine patterning method of semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950025888A KR950025888A (ko) | 1995-09-18 |
KR970003884B1 true KR970003884B1 (en) | 1997-03-22 |
Family
ID=19377774
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR94003447A KR970003884B1 (en) | 1994-02-25 | 1994-02-25 | Fine patterning method of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970003884B1 (ko) |
-
1994
- 1994-02-25 KR KR94003447A patent/KR970003884B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950025888A (ko) | 1995-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0887849A3 (en) | Method for fabricating capacitor for semiconductor device | |
EP0855737A3 (en) | Integrated processing for an etch module using a hard mask technique | |
EP0784216A3 (en) | Method of manufacturing an optical device with a groove accurately formed | |
EP0875928A3 (en) | Metallization in semiconductor devices | |
TW200515478A (en) | Method for fabricating semiconductor device with fine patterns | |
KR950000658B1 (en) | Forming method of contact hole in semiconductor devices | |
WO1996004674A3 (en) | A self-aligned gate field emitter device and methods for producing the same | |
WO2001099164A3 (en) | Patterning method using a removable inorganic antireflection coating | |
EP0779556A3 (en) | Method of fabricating a semiconductor device | |
KR970003884B1 (en) | Fine patterning method of semiconductor device | |
TW324110B (en) | Method for fabrication metal wire of semiconductor device | |
TW337608B (en) | Process for producing unlanded via | |
KR960009100B1 (en) | Manufacturing method of minute contact hole for highly integrated device | |
KR19990003538A (ko) | 반도체 소자의 제조방법 | |
KR100202665B1 (ko) | 로커스 제조공정 | |
WO1999054929A3 (en) | A method for manufacturing an electronic device comprising an organic-containing material | |
TW289841B (en) | Process of VLSI node contact under no isolation rule | |
KR100281147B1 (ko) | 콘택홀 형성방법 | |
KR960030327A (ko) | 반도체 소자의 콘택홀 형성방법 | |
KR970030404A (ko) | 반도체 장치의 층간절연막 평탄화 방법 | |
KR970030361A (ko) | 반도체 장치의 콘택홀 형성방법 | |
KR100294017B1 (en) | Method for manufacturing semiconductor device having analog characteristic | |
KR950021063A (ko) | 반도체 소자의 스텝 커버리지(Step coverage) 향상방법 | |
KR20010058395A (ko) | 반도체소자의 격리영역 형성방법 | |
TW360939B (en) | Method for forming capacitor in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20050221 Year of fee payment: 9 |
|
LAPS | Lapse due to unpaid annual fee |