KR960009779B1 - Image data transmission apparatus of printer - Google Patents

Image data transmission apparatus of printer Download PDF

Info

Publication number
KR960009779B1
KR960009779B1 KR91020139A KR910020139A KR960009779B1 KR 960009779 B1 KR960009779 B1 KR 960009779B1 KR 91020139 A KR91020139 A KR 91020139A KR 910020139 A KR910020139 A KR 910020139A KR 960009779 B1 KR960009779 B1 KR 960009779B1
Authority
KR
South Korea
Prior art keywords
memory
data
system bus
printer
image data
Prior art date
Application number
KR91020139A
Other languages
Korean (ko)
Other versions
KR930011590A (en
Inventor
Hae-Young Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to KR91020139A priority Critical patent/KR960009779B1/en
Publication of KR930011590A publication Critical patent/KR930011590A/en
Application granted granted Critical
Publication of KR960009779B1 publication Critical patent/KR960009779B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Storing Facsimile Image Data (AREA)
  • Communication Control (AREA)
  • Television Signal Processing For Recording (AREA)

Abstract

a DMAC(60) for controlling transmission of video data according to a transmission request signal; a memory(110) for storing the video data; a video address selector(100) for receiving addresses through a system bus and separating the addresses of the memory corresponding to a transmission response signal applied from the DMAC; buffers(90,91) for separately buffering the data of the memory and data of the system bus in response to a specific address of the CPU(70); and a data size controller(80) for receiving a specific address and control signal through the system bus to control the size of the video data of the memory and buffer.
KR91020139A 1991-11-13 1991-11-13 Image data transmission apparatus of printer KR960009779B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR91020139A KR960009779B1 (en) 1991-11-13 1991-11-13 Image data transmission apparatus of printer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR91020139A KR960009779B1 (en) 1991-11-13 1991-11-13 Image data transmission apparatus of printer

Publications (2)

Publication Number Publication Date
KR930011590A KR930011590A (en) 1993-06-24
KR960009779B1 true KR960009779B1 (en) 1996-07-24

Family

ID=19322736

Family Applications (1)

Application Number Title Priority Date Filing Date
KR91020139A KR960009779B1 (en) 1991-11-13 1991-11-13 Image data transmission apparatus of printer

Country Status (1)

Country Link
KR (1) KR960009779B1 (en)

Also Published As

Publication number Publication date
KR930011590A (en) 1993-06-24

Similar Documents

Publication Publication Date Title
WO1997029456A1 (en) Image forming apparatus
AU4124993A (en) Improved input/output control system and method
TW353259B (en) Printer system and method of controlling operation of the same
KR960008470B1 (en) Apparatus for transferring bit stream data adaptively in the moving picture
CA2146472A1 (en) Packet video signal inverse transport processor with memory address circuitry
GB2171230A (en) Using 8-bit and 16-bit modules in a 16-bit microprocessor system
KR19980032116A (en) Simultaneous data transfer through enterprise and read buffers of DMA controllers
US5339442A (en) Improved system of resolving conflicting data processing memory access requests
KR980700629A (en) MEMORY BANDWIDTH OPTIMIZATION
US4719563A (en) Data transmission control device for controlling transfer of large amounts of data between two memory units
CN1109980C (en) Communication DMA device
CA2130064A1 (en) Method and Apparatus for Transferring Data Between a Host Processor and a Subsystem Processor in a Data Processing System
KR960009779B1 (en) Image data transmission apparatus of printer
JPH06266605A (en) Storage device
US6847410B1 (en) Picture data memory device with picture data input channels and picture data output channels
US6047335A (en) Video display device applied for a graphics accelerator
KR0183831B1 (en) Data buffering device
JP3123366B2 (en) Information storage management device
KR0176381B1 (en) Data bit stream generator
KR0135894Y1 (en) Fifo using feedback method
KR100200690B1 (en) Blank data processing method in printer
CA2184153A1 (en) Control device for controlling a connection between an arithmetic processor and a main memory unit
KR0126597Y1 (en) Apparatus for transffering the data using fast system bus
JP3277016B2 (en) Data transceiver
JP3309560B2 (en) Image processing device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040629

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee