KR960008458B1 - Programmable divider - Google Patents
Programmable divider Download PDFInfo
- Publication number
- KR960008458B1 KR960008458B1 KR94003337A KR19940003337A KR960008458B1 KR 960008458 B1 KR960008458 B1 KR 960008458B1 KR 94003337 A KR94003337 A KR 94003337A KR 19940003337 A KR19940003337 A KR 19940003337A KR 960008458 B1 KR960008458 B1 KR 960008458B1
- Authority
- KR
- South Korea
- Prior art keywords
- clock
- outputs
- stenb
- ctlck
- ctl
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/02—Input circuits
- H03K21/026—Input circuits comprising logic circuits
Abstract
a dividing controller (40) which outputs the initial data synchronized with state enable signal (STENB) by inputting dividing control data (DI) and outputs control signal (CTL); a clock selection part (20) which outputs clock control signal (CTLCK) according to CTL and STENB; a clock input part (10) which outputs the oscillating clock (FCK) inverted or not inverted according to CTLCK ; a counting part (30) which counts the data according to the output of the clock input part (10) by loading initial data; a divided clock generator (50) which generates state enable signal (STENB) and a divided clock (PCK) by inputting the output of the counting part (30).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94003337A KR960008458B1 (en) | 1994-02-24 | 1994-02-24 | Programmable divider |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR94003337A KR960008458B1 (en) | 1994-02-24 | 1994-02-24 | Programmable divider |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950026122A KR950026122A (en) | 1995-09-18 |
KR960008458B1 true KR960008458B1 (en) | 1996-06-26 |
Family
ID=19377691
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR94003337A KR960008458B1 (en) | 1994-02-24 | 1994-02-24 | Programmable divider |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960008458B1 (en) |
-
1994
- 1994-02-24 KR KR94003337A patent/KR960008458B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR950026122A (en) | 1995-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0385567A3 (en) | Clock signal generator for a data processing system | |
ES2020823A6 (en) | High speed programmable divider. | |
DE69130046D1 (en) | Frequency synthesizer with PLL, which enables a frequency change of the output at high speed | |
JPS647252A (en) | Array processing system | |
TW353176B (en) | A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor | |
EP0184158A3 (en) | Control unit for a microprogrammable processor | |
EP0591557A4 (en) | Hand-indication electronic timepiece | |
KR960008458B1 (en) | Programmable divider | |
TW362153B (en) | Delay circuit | |
ES2048681A1 (en) | digital frequency synthesizer. | |
EP0663064B1 (en) | Triangular dither drive apparatus for a ring laser gyroscope | |
JPS6415825A (en) | Device for generating job control program | |
JPS5663628A (en) | Data processing device | |
EP0746124A3 (en) | Digital phase synchronous circuit and data receiving circuit including the same | |
EP0464393A3 (en) | Signal processor | |
MY106140A (en) | Apparatus for conditioning a signal parameter. | |
KR960008459B1 (en) | Variable constant proportion divider | |
KR100239429B1 (en) | Prescaler | |
JPS57198595A (en) | Dynamic memory driving circuit | |
JPS57147703A (en) | Input and output controller | |
JPS54151812A (en) | Variable frequency oscillating circuit | |
JPS5771054A (en) | Microprogram controller | |
JPS5737920A (en) | Integrated circuit | |
JPS6449168A (en) | Display circuit for digital magnetic recording and reproducing machine | |
JPS54138973A (en) | Multi-dimensional linear pulse distributer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20070514 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |