KR960006299A - Phase locked loop device - Google Patents
Phase locked loop device Download PDFInfo
- Publication number
- KR960006299A KR960006299A KR1019940018633A KR19940018633A KR960006299A KR 960006299 A KR960006299 A KR 960006299A KR 1019940018633 A KR1019940018633 A KR 1019940018633A KR 19940018633 A KR19940018633 A KR 19940018633A KR 960006299 A KR960006299 A KR 960006299A
- Authority
- KR
- South Korea
- Prior art keywords
- voltage
- code
- frequency
- error signal
- input
- Prior art date
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
본 발명은 파형 형태가 아닌 카운터 값의 형태로 전송되어 오는 다수의 기준 주파수를 입력 주파수와 동기시키는 위상 동리 루프 장치가 개시되는, 이는 카운터 값으로 전송되는 기준 주파수와 입력 주파수간의 위상차를 출력하는 에러 신호 발생부(10)와, 상기 에러 신호 발생부(10)의 출력 코드를 후단의 전압 제어 발진기의 스윙범위에 맞게 변화시키는 코드 변환부(20)와, 상기 코드 변환부(20)에서 출력되는 코드 값을 전압 레벨로 변환시키는 디지탈/아날로그 변환부(30)와, 각각 가변 전압 범위가 다르며, 각각 자신의 전압 범위 안에서 전압 레벨로 변환된 위상차의 입력에 따라 기준 주파수에 동기되는 해당 주파수 신호를 발생하는 다수의 전압 제어 발진기(5l,..5n-l,5n)와, 시스템 파워 온후의 전송되는 첫 기준 주파수를 초기값으로 사용한 후 상기 전압 제어 발진기에 제어되어 전체 시스템의 시간축을 나타내는 입력 주파수를 출력하는 시스템 클럭 카운터(70)로 구성되어, 상기 전압 제어 발진기의 전압 스윙 범위에 맞게 에러 신호를 변환한 후 아날로그 신호로 변환하여 상기 전압 제어 발진기에 출력함으로써, 하나의 에러 신호를 이용하여 카운터 값으로 전송되는 다수의 주파수를 입력 주파수와 동기시킬 수 있다.The present invention discloses a phase isolation loop device for synchronizing a plurality of reference frequencies transmitted in a counter value rather than a waveform form with an input frequency, which outputs a phase difference between the reference frequency and the input frequency transmitted as a counter value. A signal converter 10 and a code converter 20 for changing the output code of the error signal generator 10 according to a swing range of a voltage controlled oscillator of a subsequent stage, and the code converter 20 A digital / analog converter 30 for converting a code value to a voltage level, and a variable voltage range is different, respectively, and a corresponding frequency signal synchronized with a reference frequency according to an input of a phase difference converted to a voltage level within its own voltage range. The voltages are generated after using the generated multiple voltage-controlled oscillators 5l, .5n-l, 5n and the first reference frequency transmitted after the system is turned on. The system clock counter 70 is controlled by a control oscillator and outputs an input frequency representing the time base of the entire system. The voltage control is performed by converting an error signal according to the voltage swing range of the voltage controlled oscillator and converting the error signal into an analog signal. By outputting to the oscillator, a plurality of frequencies transmitted as counter values can be synchronized with the input frequency using one error signal.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2도는 본 발명에 따른 위상 동기 루프 장치의 일 실시예를 나타낸 블럭도.2 is a block diagram showing an embodiment of a phase locked loop device according to the present invention.
제3도는 제2도의 각 부의 동작을 설명하기 위한 파형도.3 is a waveform diagram for explaining the operation of each part of FIG.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940018633A KR960006299A (en) | 1994-07-29 | 1994-07-29 | Phase locked loop device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940018633A KR960006299A (en) | 1994-07-29 | 1994-07-29 | Phase locked loop device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR960006299A true KR960006299A (en) | 1996-02-23 |
Family
ID=66697992
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940018633A KR960006299A (en) | 1994-07-29 | 1994-07-29 | Phase locked loop device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960006299A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970021124A (en) * | 1995-10-31 | 1997-05-28 | 이웅열 | Biodegradable Aliphatic Polyester Copolymer |
KR970042653A (en) * | 1995-12-30 | 1997-07-24 | 이웅열 | Method for producing aliphatic polyester having excellent degradability and injection molded product thereof |
-
1994
- 1994-07-29 KR KR1019940018633A patent/KR960006299A/en not_active Application Discontinuation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR970021124A (en) * | 1995-10-31 | 1997-05-28 | 이웅열 | Biodegradable Aliphatic Polyester Copolymer |
KR970042653A (en) * | 1995-12-30 | 1997-07-24 | 이웅열 | Method for producing aliphatic polyester having excellent degradability and injection molded product thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR960012737A (en) | Phase Locked Circuit (PLL) System Clock Generators that Instantly Shift Clock Frequency | |
US5475344A (en) | Multiple interconnected ring oscillator circuit | |
KR910002118A (en) | High Resolution Sample Clock Generator with DEGLICHER | |
KR910017776A (en) | Phase synchronization circuit | |
KR910007267A (en) | How to generate two reference signals of the same frequency as the time base generator circuit | |
KR920704411A (en) | Voltage controlled oscillator circuit and phase locked circuit | |
KR960702233A (en) | A MULTIPLE PHASE-LOCK-LOOP CLOCK RECOVERY CIRCUIT | |
KR960700568A (en) | Retriggered Oscillator for MJ Phase Synchronous Loop Frequency Synthesis | |
KR940006348A (en) | D / A Inverter and A / D Inverter | |
KR960036465A (en) | 4-phase phase modulator | |
KR920020855A (en) | Digital Coded Phase Frequency Converters for Microwave Phase-locked Loops | |
KR960006299A (en) | Phase locked loop device | |
KR920001314A (en) | Wide operating range automatic device for changing the horizontal deflection frequency of multi-sync monitor | |
KR950007297A (en) | Phase locked loop and how it works | |
KR970055245A (en) | F.M demodulation circuit | |
JPH0548453A (en) | Frequency synthesizer | |
JPH07231225A (en) | Optional waveform generator | |
KR970055364A (en) | Digitally Controlled Multi-Frequency Generator | |
JP2000106506A (en) | Frequency synthesizer | |
KR970024707A (en) | Symbol Clock Restoration Device | |
NO953288D0 (en) | Method of synchronizing the output frequencies of a clock generator | |
JPS5787241A (en) | Phase synchronizing circuit for optional frequency conversion | |
JPH05175729A (en) | Sinusoidal wave generating circuit | |
JPH10335938A (en) | Waveform-generating device | |
KR950007416A (en) | Synchronous circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
J2X1 | Appeal (before the patent court) |
Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL |