KR950007416A - Synchronous circuit - Google Patents

Synchronous circuit Download PDF

Info

Publication number
KR950007416A
KR950007416A KR1019930017565A KR930017565A KR950007416A KR 950007416 A KR950007416 A KR 950007416A KR 1019930017565 A KR1019930017565 A KR 1019930017565A KR 930017565 A KR930017565 A KR 930017565A KR 950007416 A KR950007416 A KR 950007416A
Authority
KR
South Korea
Prior art keywords
signal
synchronization
generating
divided
oscillation
Prior art date
Application number
KR1019930017565A
Other languages
Korean (ko)
Other versions
KR960011230B1 (en
Inventor
김성언
Original Assignee
이대원
삼성항공산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이대원, 삼성항공산업 주식회사 filed Critical 이대원
Priority to KR1019930017565A priority Critical patent/KR960011230B1/en
Publication of KR950007416A publication Critical patent/KR950007416A/en
Application granted granted Critical
Publication of KR960011230B1 publication Critical patent/KR960011230B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/18—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
  • Processing Of Color Television Signals (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

본 발명은 동기회로에 관한 것으로, 특히 전원으로부터 전원주파수를 가진 구형파를 발생하기 위한 제1동기신호발생부; 상기 제1동기신호와 제2동기신호의 위상을 비교해서 위상차에 따른 에러전압을 발생하는 위상비교기; 상기 에러전압에 따라 주파수가 가변되는 제1발진신호를 발생하는 발진기; 상기 제1발진신호를 입력해서 2분주한 2분주신호를 발생하는 타이밍클럭발생부; 및 상기 제2분주신호를 입력해서 상기 제2동기신호를 발생하는 동기부를 구비한 것을 특징으로 한다.The present invention relates to a synchronization circuit, and in particular, a first synchronous signal generator for generating a square wave having a power frequency from a power source; A phase comparator for generating an error voltage according to a phase difference by comparing phases of the first synchronization signal and the second synchronization signal; An oscillator for generating a first oscillation signal whose frequency is varied according to the error voltage; A timing clock generator for inputting the first oscillation signal to generate a divided signal divided by two; And a synchronization unit for inputting the second divided signal to generate the second synchronization signal.

따라서, 본 발명은 별도의 외부동기가 필요없이 각 기기간에 전원주파수에 의한 상호동기를 용이하게 달성할 수 있다.Therefore, the present invention can easily achieve mutual synchronization by power frequency between each device without the need for additional external synchronization.

Description

동기회로Synchronous circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 동기회를 설명하기 위한 도면,1 is a view for explaining a conventional synchronization meeting,

제2도는 본 발명에 의한 일 실시예의 동기회로의 블럭도,2 is a block diagram of a synchronization circuit of one embodiment according to the present invention;

제3도는 본 발명에 의한 다른 실시예의 동기회로의 블럭도.3 is a block diagram of a synchronization circuit of another embodiment according to the present invention.

Claims (3)

전원으로부터 전원주파수를 가진 구형파를 발생하기 위한 제1동기신호발생부; 상기 제1동기신호와 제2동기신호의 위상을 비교해서 위상차에 따른 에러전압을 발생하는 위상비교기; 상기 에러전압에 따라 주파수가 가변되는 제1발진신호를 발생하는 발진기; 상기 제1발진신호를 입력해서 2분주한 2분주신호를 발생하는 타이밍클럭발생부; 및 상기 2분주신호를 입력해서 상기 제2동기신호를 발생하는 동기부를 구비한 것을 특징으로 하는 동기회로.A first synchronous signal generator for generating a square wave having a power frequency from a power source; A phase comparator for generating an error voltage according to a phase difference by comparing phases of the first synchronization signal and the second synchronization signal; An oscillator for generating a first oscillation signal whose frequency is varied according to the error voltage; A timing clock generator for inputting the first oscillation signal to generate a divided signal divided by two; And a synchronization unit for inputting the two divided signals to generate the second synchronization signal. 제1항에 있어서, 상기 동기회로는 안정된 주파수의 제2발진신호를 발생하는 수정발진기; 상기 제2발진신호를 2분주해서 분주신호를 발생해서 인코더에 색부반송파신호로 제공하는 분지기를 더 구비한 것을 특징으로 하는 동기회로.2. The apparatus of claim 1, wherein the synchronization circuit comprises: a crystal oscillator for generating a second oscillation signal of stable frequency; And a divider for dividing the second oscillation signal into two to generate a divided signal and to provide the encoder as a color part carrier signal. 전원으로부터 전원주파수를 가진 구형파를 발생하기 위한 제1동기신호발생부; 상기 제1동기신호와 제2동기신호의 위상을 비교해서 위상차에 따른 에러전압을 발생하는 위상비교기; 상기 에러전압에 따라 주파수가 가변되는 제1발진신호를 발생하며, 내부동기/전원동기 절환신호에 응답해서 인에이블제어되는 제1발진기; 안정된 주파수를 가진 제2발진신호를 발생하는 수정발진기; 상기 내부동기/전원동기 절환신호에 응답해서 상기 제1 및 제2발진신호를 선택적으로 출력하는 선택수단; 상기 선택된 발진신호를 입력해서 2분주한 분주신호를 발생하는 타이밍 클럭발생부; 소정주파수의 제3발진신호를 발생하는 제2발진기; 및 상기 분주신호와 제3발진신호를 입력해서 상기 제2동기신호와 색부반송파신호를 각각 발생하는 동기부를 구비한 것을 특징으로 하는 동기회로.A first synchronous signal generator for generating a square wave having a power frequency from a power source; A phase comparator for generating an error voltage according to a phase difference by comparing phases of the first synchronization signal and the second synchronization signal; A first oscillator for generating a first oscillation signal whose frequency is varied according to the error voltage, and enabling enable control in response to an internal synchronization / power synchronization switch signal; A crystal oscillator for generating a second oscillation signal having a stable frequency; Selection means for selectively outputting the first and second oscillation signals in response to the internal synchronization / power synchronization signal; A timing clock generator for inputting the selected oscillation signal to generate a divided signal divided by two; A second oscillator for generating a third oscillation signal of a predetermined frequency; And a synchronization unit for inputting the divided signal and the third oscillation signal to generate the second synchronization signal and the color carrier signal, respectively. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930017565A 1993-08-31 1993-08-31 Synchronization circuit KR960011230B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930017565A KR960011230B1 (en) 1993-08-31 1993-08-31 Synchronization circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930017565A KR960011230B1 (en) 1993-08-31 1993-08-31 Synchronization circuit

Publications (2)

Publication Number Publication Date
KR950007416A true KR950007416A (en) 1995-03-21
KR960011230B1 KR960011230B1 (en) 1996-08-21

Family

ID=19362779

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930017565A KR960011230B1 (en) 1993-08-31 1993-08-31 Synchronization circuit

Country Status (1)

Country Link
KR (1) KR960011230B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010106351A (en) * 2001-10-26 2001-11-29 임원일 Waste tire fuel feed the boiler heating system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010106351A (en) * 2001-10-26 2001-11-29 임원일 Waste tire fuel feed the boiler heating system

Also Published As

Publication number Publication date
KR960011230B1 (en) 1996-08-21

Similar Documents

Publication Publication Date Title
KR910007267A (en) How to generate two reference signals of the same frequency as the time base generator circuit
KR910017776A (en) Phase synchronization circuit
KR900007189A (en) Logic integrated circuit
KR930005352A (en) Semiconductor integrated circuit
KR960702216A (en) Method and device for aligning phase from local frequency generator stable to phase of reference frequency (DIGITAL CONTROLLED XTALOSC)
KR920022684A (en) Frequency Control Oscillator for High Frequency Phase-Locked Loop
KR960028380A (en) Clock Delay Compensation and Duty Control System for Phase-locked Loop Circuits
KR970701952A (en) Circuit and method for generating accurate guadrature signals
KR950029904A (en) Clock signal generation method and apparatus
KR920020856A (en) Synchronous Clock Generation Circuit
KR950007416A (en) Synchronous circuit
KR970055559A (en) Noise Reduction Method for PLL Circuit and PLL Circuit
KR910009005A (en) Terminal device connected to communication network
KR950007297A (en) Phase locked loop and how it works
KR890007564A (en) Line synchronization circuit
KR960012943A (en) Synchronous circuit
KR940012090A (en) Clock divider
KR960006299A (en) Phase locked loop device
KR890016774A (en) Phase synchronization circuit
KR870008464A (en) Circuit arrangement to generate click signal
KR970005112Y1 (en) Phase locking device
KR850002364A (en) Frequency controller
KR0122867Y1 (en) Single clock generating circuit
KR890016746A (en) Oscillator Synchronization Circuit
SU1504796A2 (en) Sawtooth current generator

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20060724

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee