KR950033786A - Monitor horizontal sync signal processing circuit - Google Patents

Monitor horizontal sync signal processing circuit Download PDF

Info

Publication number
KR950033786A
KR950033786A KR1019940011889A KR19940011889A KR950033786A KR 950033786 A KR950033786 A KR 950033786A KR 1019940011889 A KR1019940011889 A KR 1019940011889A KR 19940011889 A KR19940011889 A KR 19940011889A KR 950033786 A KR950033786 A KR 950033786A
Authority
KR
South Korea
Prior art keywords
synchronizing signal
horizontal synchronizing
horizontal
output
synchronization signal
Prior art date
Application number
KR1019940011889A
Other languages
Korean (ko)
Other versions
KR0131724B1 (en
Inventor
이석구
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940011889A priority Critical patent/KR0131724B1/en
Publication of KR950033786A publication Critical patent/KR950033786A/en
Application granted granted Critical
Publication of KR0131724B1 publication Critical patent/KR0131724B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/18—Generation of supply voltages, in combination with electron beam deflecting
    • H04N3/19—Arrangements or assemblies in supply circuits for the purpose of withstanding high voltages

Abstract

본 발명은 모니터의 수평 동기 신호 처리 회로에 관한 것으로서, 무신호 또는 모드 전환시 이상 발진하는 수평 동기 신호의 주파수를 안정시켜 출력되는 전압을 안정화시키는 수평 동기 신호 발생장치의 안정화 회로에 관한 것이다. 이와같은 본 발명은 입력되는 수평 동기 신호 및 수직 동기 신호에 동기되어 처리된 수평 동기 신호를 발생시키는 수평 동기 신호 발생부와, 수평 동기 신호 발생부에서 출력되는 수평 동기 신호의 펄스폭을 결정하는 수평 동기 신호 출력부와, 기준 전압을 발생시키는 기준 전압 발생부와, 상기 수평 전압 발생부에서 출력되는 기준 전압 이상으로 증폭시키는 수평 동기 신호 증폭부와, 상기 수평 동기 신호 증폭부에서 출력되는 수평 동기 신호가 항상 일정하게 유지되도록 하는 수평 동기 신호 안정화부로 구성된다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a horizontal synchronizing signal processing circuit of a monitor, and more particularly, to a stabilization circuit of a horizontal synchronizing signal generating device which stabilizes an output voltage by stabilizing a frequency of a horizontal synchronizing signal that oscillates abnormally when no signal or mode is switched. As described above, the present invention provides a horizontal synchronization signal generator for generating a horizontal synchronization signal processed in synchronization with an input horizontal synchronization signal and a vertical synchronization signal, and a horizontal width for determining a pulse width of the horizontal synchronization signal output from the horizontal synchronization signal generator. A synchronization signal output unit, a reference voltage generator for generating a reference voltage, a horizontal synchronization signal amplifier for amplifying above a reference voltage output from the horizontal voltage generator, and a horizontal synchronization signal output from the horizontal synchronization signal amplifier Is composed of a horizontal synchronizing signal stabilization unit to keep constant at all times.

Description

모니터의 수평 동기 신호 처리 회로Monitor horizontal sync signal processing circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래의 모니터의 수평 동기 신호 처리 회로도, 제2도는 본 발명이 적용되는 모니터의 수평 동기 신호 처리 회로도.1 is a horizontal synchronization signal processing circuit diagram of a conventional monitor, and FIG. 2 is a horizontal synchronization signal processing circuit diagram of a monitor to which the present invention is applied.

Claims (4)

입력되는 수평 동기 신호 및 수직 동기 신호에 동기되어 처리된 수평 동기 신호를 발생시키는 수평 동기 신호 발생 수단과, 상기 수평 동기 신호 발생 수단에서 출력되는 수평 동기 신호의 크기를 결정하는 수평 동기 신호 출력수단과, 기준 전압을 발생시키는 기준 전압 발생 수단과, 상기 수평 동기 신호 출력 수단에서 출력되는 수평 동기 신호의 크기를 그 기준 전압 발생수단에서 출력되는 상기 기준 전압이상으로 증폭시키는 수평 동기 신호 증폭 수단과, 상기 수평 동기 신호 증폭 수단에서 출력되는 수평 동기 신호가 무신호인 경우에도 항상 일정하게 유지되도록 하는 수평 동기 신호 안정화 수단으로 구성됨을 특징으로 하는 모니터의 수평 동기 신호 처리 장치.Horizontal synchronizing signal generating means for generating a horizontal synchronizing signal processed in synchronization with the input horizontal synchronizing signal and the vertical synchronizing signal, horizontal synchronizing signal output means for determining the magnitude of the horizontal synchronizing signal output from the horizontal synchronizing signal generating means; Reference voltage generating means for generating a reference voltage, horizontal synchronizing signal amplifying means for amplifying the magnitude of the horizontal synchronizing signal output from the horizontal synchronizing signal output means to be greater than or equal to the reference voltage output from the reference voltage generating means; And a horizontal synchronizing signal stabilization means for maintaining a constant level even when the horizontal synchronizing signal outputted from the horizontal synchronizing signal amplifying means is no signal at all times. 제1항에 있어서, 상기 기준 전압 발생 수단은 입력되는 전압(V2)를 분배시키는 저항 및 가변 저항과, 상기 저항의 출력 전압을 평활시키는 콘덴서와, 상기 저항의 출력 전압을 통과시키는 버퍼로 구성됨을 특징으로 하는 모니터의 수평 동기 신호 처리 장치.The method of claim 1, wherein the reference voltage generating means comprises a resistor and a variable resistor for distributing the input voltage (V 2 ), a capacitor for smoothing the output voltage of the resistor, and a buffer for passing the output voltage of the resistor. Horizontal synchronization signal processing device of the monitor, characterized in that. 제1항에 있어서, 상기 수평 동기 신호 증폭 수단은 상기 수평 동기 신호 출력 수단에서 출력되는 수평 동기 신호를 상기 기준 전압 발생 수단에서 출력되는 기준 전압이상으로 증폭시키는 증폭기와, 상기 증폭기의 증폭도를 결정하는 저항으로 구성됨을 특징으로 하는 모니터의 수평 동기 신호 처리 장치.2. The apparatus of claim 1, wherein the horizontal synchronizing signal amplifying means comprises: an amplifier for amplifying a horizontal synchronizing signal output from the horizontal synchronizing signal output means to a reference voltage or higher output from the reference voltage generating means, and determining an amplification degree of the amplifier. A horizontal synchronizing signal processing device for a monitor, characterized in that consisting of a resistor. 제1항에 있어서, 상기 수평 동기 신호 안정화 수단은 입력되는 전압을 분배하는 저항과, 상기 수평 동기 신호 증폭 수단에서 출력되는 전압을 분배하는 저항과, 상기 저항의 출력 전압에 의해 스위칭되는 트랜지스터로 구성됨을 특징으로 하는 모니터의 수평 동기 신호 처리 장치.2. The circuit according to claim 1, wherein the horizontal synchronizing signal stabilization means comprises a resistor for distributing an input voltage, a resistor for distributing a voltage output from the horizontal synchronizing signal amplifying means, and a transistor switched by an output voltage of the resistor. Horizontal synchronization signal processing device of the monitor, characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940011889A 1994-05-30 1994-05-30 A circuit for treating the synchronized sign of a monitor KR0131724B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940011889A KR0131724B1 (en) 1994-05-30 1994-05-30 A circuit for treating the synchronized sign of a monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940011889A KR0131724B1 (en) 1994-05-30 1994-05-30 A circuit for treating the synchronized sign of a monitor

Publications (2)

Publication Number Publication Date
KR950033786A true KR950033786A (en) 1995-12-26
KR0131724B1 KR0131724B1 (en) 1998-04-16

Family

ID=19384124

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940011889A KR0131724B1 (en) 1994-05-30 1994-05-30 A circuit for treating the synchronized sign of a monitor

Country Status (1)

Country Link
KR (1) KR0131724B1 (en)

Also Published As

Publication number Publication date
KR0131724B1 (en) 1998-04-16

Similar Documents

Publication Publication Date Title
DE69227681T2 (en) Arrangement for raising the bass frequency of an audio signal
KR840009187A (en) Deflection Circuit and Raster Distortion Compensator
KR950002198A (en) Power and amplification circuits and hybrid integrated circuit devices
KR910007373A (en) Active filter automatic adjustment circuit for video signal processing
KR950033786A (en) Monitor horizontal sync signal processing circuit
KR970064152A (en) Delay Compensated Dynamic Focus Amplifier
KR850003999A (en) Vertical Contour Compensator
KR840002196A (en) Frequency selective DC-coupled video signal control system insensitive to video signal DC components.
KR100192052B1 (en) Device for stabilizing synchronous signal
KR920015941A (en) Test circuit of display device
KR960028197A (en) Contrast Mute Circuit of Multi-Sync Monitor
KR900018528A (en) Process circuit for optical combustion monitor
KR910020526A (en) Vision automatic adjustment circuit
KR960028135A (en) Voltage stabilization circuit of horizontal frequency / voltage converter
KR970050071A (en) Clamp pulse stabilization circuit
KR980004273A (en) Horizontal Anti Shake Circuit of Monitor Screen
KR0120534B1 (en) Pulse compression circuit
KR960006255A (en) Automatic Gain Control Circuit
KR950010620A (en) Caption signal generation circuit of television receiver
KR960028251A (en) Input signal selection circuit of the monitor
KR920005652A (en) Selective noise reduction device for Y signal in video signal processing device
KR920017446A (en) Image signal intermediate frequency processing system
KR960028184A (en) Horizontal frequency hold adjustment circuit of the monitor
KR960018856A (en) Start level adjustment circuit of monitor horizontal oscillation circuit
KR960018862A (en) Video signal bias adjustment circuit of monitor

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040129

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee