KR970050071A - Clamp pulse stabilization circuit - Google Patents

Clamp pulse stabilization circuit Download PDF

Info

Publication number
KR970050071A
KR970050071A KR1019950061401A KR19950061401A KR970050071A KR 970050071 A KR970050071 A KR 970050071A KR 1019950061401 A KR1019950061401 A KR 1019950061401A KR 19950061401 A KR19950061401 A KR 19950061401A KR 970050071 A KR970050071 A KR 970050071A
Authority
KR
South Korea
Prior art keywords
clamp pulse
circuit
clamp
output
pulse generator
Prior art date
Application number
KR1019950061401A
Other languages
Korean (ko)
Inventor
이문걸
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950061401A priority Critical patent/KR970050071A/en
Publication of KR970050071A publication Critical patent/KR970050071A/en

Links

Landscapes

  • Picture Signal Circuits (AREA)

Abstract

본 발명에 따른 클램프 펄스 안정화회로(30)는 클램프 펄스 발생기(10)의 출력단에 연결되어 클램프 펄스의 폭을 조절할 수 있는 전압분배수단; 클램프 펄스 발생기(10)의 출력을 파형 정형하는 적분회로; 및 적분회로의 출력을 반전시켜 상기 비디오 프리앰프의 클램프입력단에 출력하는 반전회로로 구성되어 클램프 펄스 발생장치의 출력을 안정화시킨 후(즉, 노이즈를 제거한 후) 비디오 프리앰프에 인가함으로써 안정된 클램프 펄스에 의해 RGB 영상신호의 DC 레벨을 안정시켜 화질을 개선할 수 있는 효과가 있다.Clamp pulse stabilization circuit 30 according to the present invention is connected to the output terminal of the clamp pulse generator 10 voltage distribution means for adjusting the width of the clamp pulse; An integrating circuit for shaping the output of the clamp pulse generator 10; And an inverting circuit that inverts the output of the integrating circuit and outputs it to the clamp input terminal of the video preamplifier, which stabilizes the output of the clamp pulse generator (i.e., removes noise) and then applies a stable clamp pulse to the video preamplifier. This stabilizes the DC level of the RGB video signal, thereby improving the image quality.

Description

클램프 펄스 안정화 회로Clamp pulse stabilization circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제4도는 본 발명에 따라 클램프 펄스를 비디오 프리앰프에 인가하는 것을 도시한 도면, 제5도는 본 발명에 따라 클램프 펄스의 펄스폭을 조정하는 것을 도시한 도면.4 illustrates the application of clamp pulses to a video preamp in accordance with the present invention, and FIG. 5 illustrates adjusting the pulse width of the clamp pulses in accordance with the present invention.

Claims (4)

클램프 펄스 발생기에 의해 발생된 클램프 펄스를 안정화시켜 비디오 프리앰프에 공급할 수 있도록 하는 모니터 시스템에 있어서, 상기 클램프 펄스 발생기의 출력단에 연결되어 클램프 펄스의 폭을 조절할 수 있는 전압분배수단; 상기 클램프 펄스 발생기의 출력을 파형 정형하는 적분회로; 및 상기 적분회로의 출력을 반전시켜 상기 비디오 프리앰프의 클램프입력단에 출력하는 반전회로가 구비된 것을 특징으로 하는 클램프 펄스 안정화 회로.A monitor system for stabilizing a clamp pulse generated by a clamp pulse generator and supplying it to a video preamp, comprising: voltage distribution means connected to an output terminal of the clamp pulse generator to adjust a width of a clamp pulse; An integrating circuit for shaping the output of the clamp pulse generator; And an inverting circuit for inverting the output of the integrating circuit and outputting the inverting circuit to the clamp input terminal of the video preamplifier. 제1항에 있어서, 상기 전압분배수단은 Vcc와 접지 사이에 직렬 연결되는 저항(R1) 및 가변저항(VR)으로 구현되는 것을 특징으로 하는 클램프 펄스 안정화 회로.The clamp pulse stabilization circuit according to claim 1, wherein the voltage distribution means is implemented with a resistor (R1) and a variable resistor (VR) connected in series between Vcc and ground. 제1항에 있어서, 상기 적분회로는 클램프 펄스 발생장치(10)의 출력단자에 연결되는 커패시터(C1) 및 저항(RD)으로 구현되는 것을 특징으로 하는 클램프 펄스 안정화 회로.The clamp pulse stabilization circuit according to claim 1, wherein the integrating circuit is implemented by a capacitor (C1) and a resistor (RD) connected to an output terminal of the clamp pulse generator (10). 제1항에 있어서, 상기 반전회로는 베이스가 적분회로에 연결되고 에미터가 접지(CE)된 트랜지스터회로(Q1)로 구현되는 것을 특징으로 하는 클램프 펄스 안정화 회로.2. The clamp pulse stabilization circuit according to claim 1, wherein the inverting circuit is implemented as a transistor circuit (Q1) having a base connected to an integrating circuit and an emitter grounded (CE). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950061401A 1995-12-28 1995-12-28 Clamp pulse stabilization circuit KR970050071A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950061401A KR970050071A (en) 1995-12-28 1995-12-28 Clamp pulse stabilization circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950061401A KR970050071A (en) 1995-12-28 1995-12-28 Clamp pulse stabilization circuit

Publications (1)

Publication Number Publication Date
KR970050071A true KR970050071A (en) 1997-07-29

Family

ID=66621531

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950061401A KR970050071A (en) 1995-12-28 1995-12-28 Clamp pulse stabilization circuit

Country Status (1)

Country Link
KR (1) KR970050071A (en)

Similar Documents

Publication Publication Date Title
KR970002375A (en) Hysteresis System with Constant Threshold Voltage
KR930022717A (en) Duty cycle equalization circuit and its equalization method
KR970050071A (en) Clamp pulse stabilization circuit
KR920003742A (en) Video signal average luminance level detection device
KR920001439A (en) Volume control circuit
KR910010831A (en) Circuitry for detecting output distortion of the last stage of an audio device
KR920022711A (en) High voltage generator
KR20000069917A (en) Audio system comprising audio signal processing circuit
KR970009193A (en) Synchronization Signal Separation Circuit of Image Output Device
JPH04196632A (en) Optical receiving circuit
KR830008560A (en) Horizontal oscillator
KR950007270A (en) Signal detection device
KR200146060Y1 (en) Pop noise eliminating circuit
KR0130157B1 (en) Free running frequency control circuit of a monitor
KR970049123A (en) Driving circuit of image sensor
KR950033786A (en) Monitor horizontal sync signal processing circuit
KR980004273A (en) Horizontal Anti Shake Circuit of Monitor Screen
KR960010488B1 (en) Caption signal generating circuit of tv receiver
KR920015941A (en) Test circuit of display device
KR930003687A (en) Video camera
KR920008570A (en) Audio Amplifier Power Circuit
KR960028184A (en) Horizontal frequency hold adjustment circuit of the monitor
KR960018857A (en) Distortion Correction Unit of Monitor
KR950030607A (en) Automatic Variable Anti-Blooming Bias Circuit
KR890006056A (en) Sawtooth Wave Generator for Vertical Deflection

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application