KR960028184A - Horizontal frequency hold adjustment circuit of the monitor - Google Patents

Horizontal frequency hold adjustment circuit of the monitor Download PDF

Info

Publication number
KR960028184A
KR960028184A KR1019940038708A KR19940038708A KR960028184A KR 960028184 A KR960028184 A KR 960028184A KR 1019940038708 A KR1019940038708 A KR 1019940038708A KR 19940038708 A KR19940038708 A KR 19940038708A KR 960028184 A KR960028184 A KR 960028184A
Authority
KR
South Korea
Prior art keywords
voltage
resistor
frequency
shaping
output
Prior art date
Application number
KR1019940038708A
Other languages
Korean (ko)
Other versions
KR0127537B1 (en
Inventor
우상언
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940038708A priority Critical patent/KR0127537B1/en
Publication of KR960028184A publication Critical patent/KR960028184A/en
Application granted granted Critical
Publication of KR0127537B1 publication Critical patent/KR0127537B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/63—Generation or supply of power specially adapted for television receivers
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S388/00—Electricity: motor control systems
    • Y10S388/907—Specific control circuit element or device
    • Y10S388/908—Frequency to voltage converter

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)

Abstract

본 발명은 모니터에 관한 것으로서, 특히 입력되는 수평 주파수에 따라 각각 다른 기울기를 가지는 홀드 신호를 발생시키는 수평 주파수 홀드 조정 회로에 관한 것이다. 이와 같은 본 발명은 입력되는 수평 주파수가 전압으로 가변되는 주파수/전압 변환부(10)와, 상기 주파수/전압 변환부(10)에서 출력되는 전압을 정형시키는 정형부(20)와, 설정된 기준 기울기를 상기 정형부(20)에서 출력되는 전압에 의해 가변시켜 주파수에 따라 가변되는 기울기를 갖는 홀드 조정 신호가 출력되는기울기 제어부(30)와, 증폭기로 구성되어 상기 기울기 제어부(30)에 의해 상기 정형부(20)에서 출력되는 홀드 조정 신호를 증폭시키는 증폭부(40)로 구성된다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to monitors and, more particularly, to a horizontal frequency hold adjustment circuit for generating hold signals having different inclinations depending on input horizontal frequencies. As described above, the present invention provides a frequency / voltage converter 10 in which an input horizontal frequency is changed into a voltage, a shaping unit 20 for shaping a voltage output from the frequency / voltage converter 10, and a set reference slope. A tilt control unit 30 and an amplifier configured to output a hold adjustment signal having a slope varying according to a frequency by varying the voltage by the voltage output from the shaping unit 20 and the shaping unit 30 by the tilt control unit 30. It consists of an amplifier 40 for amplifying the hold adjustment signal output from the unit (20).

Description

모니터의 수평 주파수 홀드 조정회로Horizontal frequency hold adjustment circuit of the monitor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 모니터의 수평 주파수 홀드 조정 회로의 구성을 보인 도면.2 is a diagram showing the configuration of the horizontal frequency hold adjustment circuit of the monitor according to the present invention.

Claims (3)

입력되는 수평 주파수가 전압으로 가변되는 주파수/전압 변환 수단과, 상기 주파수/전압 변환 수단에서 출력되는 전압을 정형시키는 정형 수단과, 설정된 기준 기울기를 상기 정형 수단에서 출력되는 전압에 의해 가변되어 각 수평 주파수에 따라 가변되는 기울기를 가지는 홀드 신호가 출력되는 기울기 제어 수단과, 상기 기울기 제어 수단에서 기울기가 조정된 홀드 신호가 증폭되는 증폭 수단으로 구성됨을 특징으로 하는 모니터의 수평 주파수 홀드 조정 회로.A frequency / voltage converting means in which an input horizontal frequency is changed into a voltage, a shaping means for shaping a voltage output from the frequency / voltage converting means, and a set reference slope is varied by a voltage output from the shaping means and each horizontal And a tilt control means for outputting a hold signal having a slope which varies with frequency, and an amplification means for amplifying the hold signal whose slope is adjusted by the tilt control means. 제1항에 있어서, 상기 정형 수단은 입력되는 전압이 바이패스되는 저항(R21)과, 입력되는 전원(Vcc)이 분배되는 저항(R22)(R23)와, 상기 저항(R22)(R23)의 분배된 전압과 저항(R21)를 통해 출력되는 전압이 중첩된 후 직류 성분으로 정형되어 홀드 신호가 출력되는 콘덴서(C21)(C22) 및 저항(R24)로 구성됨을 특징으로 하는 모니터의 수평 주파수 홀드 조정 회로.The method according to claim 1, wherein the shaping means includes a resistor R21 through which an input voltage is bypassed, a resistor R22 through R23 through which an input power Vcc is distributed, and the resistors R22 through R23. The horizontal frequency hold of the monitor, characterized in that it consists of a capacitor (C21) (C22) and a resistor (R24) to which the hold signal is output after being superimposed on the divided voltage and the voltage output through the resistor (R21). Adjustment circuit. 제1항에 있어서, 상기 기울기 제어 수단은 상기 증폭 수단에서 출력되는 홀드 신호의 기준 기울기를 발생시키는 저항(R31)(R32)와, 상기 정형부(20)에서 출력되는 신호가 분배되는 저항(R33)(R34)와, 상기 저항(R33)(R34)의 분배된 신호에 의해 스위칭되는 트랜지스터(Q31)와, 상기 트랜지스터(Q31)의 스위칭 상태에 따라 상기 저항(R32)에 흐르는 전류가 조정되어 기준 기울기가 조정되는 저항(R35)으로 구성될 뿐만 아니라 상기 트랜지스터(Q31)이 액티브 영역에서 동작되도록 하는 것을 특징으로 하는 모니터의 수평 주파수 홀드 조정 회로.2. The resistor R33 of claim 1, wherein the tilt control means comprises: resistors R31 and R32 for generating a reference slope of a hold signal output from the amplifying means, and a resistor R33 for distributing a signal output from the shaping unit 20. R34, the transistor Q31 switched by the divided signals of the resistors R33 and R34, and the current flowing through the resistor R32 are adjusted according to the switching state of the transistor Q31, and the reference is made. A horizontal frequency hold adjustment circuit of a monitor, characterized in that it is not only composed of a resistor (R35) whose slope is adjusted, but also allows the transistor (Q31) to operate in an active region. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940038708A 1994-12-29 1994-12-29 Horizontal frequency hold control circuit of monitor KR0127537B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940038708A KR0127537B1 (en) 1994-12-29 1994-12-29 Horizontal frequency hold control circuit of monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940038708A KR0127537B1 (en) 1994-12-29 1994-12-29 Horizontal frequency hold control circuit of monitor

Publications (2)

Publication Number Publication Date
KR960028184A true KR960028184A (en) 1996-07-22
KR0127537B1 KR0127537B1 (en) 1997-12-29

Family

ID=19404922

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940038708A KR0127537B1 (en) 1994-12-29 1994-12-29 Horizontal frequency hold control circuit of monitor

Country Status (1)

Country Link
KR (1) KR0127537B1 (en)

Also Published As

Publication number Publication date
KR0127537B1 (en) 1997-12-29

Similar Documents

Publication Publication Date Title
KR920020820A (en) Reference current generating circuit
KR920017348A (en) Multistage amplifier
KR920015364A (en) Output buffer circuit
KR980004421A (en) Laser Output Stabilization Servo (ALPC)
KR970050026A (en) Horizontal Size Control Circuit Using Microcomputer
KR960028184A (en) Horizontal frequency hold adjustment circuit of the monitor
KR970009193A (en) Synchronization Signal Separation Circuit of Image Output Device
KR920007353A (en) Phase detector
KR920022883A (en) Multiple time constant signal control device
KR900015449A (en) Reactance control circuit
KR0130157B1 (en) Free running frequency control circuit of a monitor
KR920018744A (en) Signal level control circuit
KR880010583A (en) Circuit device for signal connection
KR980004721A (en) Adaptive equalizer
KR960006255A (en) Automatic Gain Control Circuit
KR960010488B1 (en) Caption signal generating circuit of tv receiver
KR970013635A (en) Variable reactance circuit
KR950004719A (en) IC with built-in voltage controlled oscillation circuit
KR930005337A (en) Output stage current limiting circuit
KR960028135A (en) Voltage stabilization circuit of horizontal frequency / voltage converter
KR960009652A (en) Text signal compound device
KR980004314A (en) Drive element for display device
KR960028244A (en) Vertical Sizing Circuit of Monitor
KR950007317A (en) Control Signal Generation Circuit for Low Noise Block Converter of Satellite Receiver
KR960030714A (en) Amplification circuit and display device

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020930

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee