KR950007317A - Control Signal Generation Circuit for Low Noise Block Converter of Satellite Receiver - Google Patents

Control Signal Generation Circuit for Low Noise Block Converter of Satellite Receiver Download PDF

Info

Publication number
KR950007317A
KR950007317A KR1019930016980A KR930016980A KR950007317A KR 950007317 A KR950007317 A KR 950007317A KR 1019930016980 A KR1019930016980 A KR 1019930016980A KR 930016980 A KR930016980 A KR 930016980A KR 950007317 A KR950007317 A KR 950007317A
Authority
KR
South Korea
Prior art keywords
terminal
signal
output
transistor
oscillation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930016980A
Other languages
Korean (ko)
Other versions
KR960002671B1 (en
Inventor
송흥근
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930016980A priority Critical patent/KR960002671B1/en
Publication of KR950007317A publication Critical patent/KR950007317A/en
Application granted granted Critical
Publication of KR960002671B1 publication Critical patent/KR960002671B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/14—Relay systems
    • H04B7/15—Active relay systems
    • H04B7/155—Ground-based stations

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Superheterodyne Receivers (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)

Abstract

본 발명은 위상수신기의 저잡음 블록변환기용 제어신호발생회로에 관한 것으로, 위성수신기에서 저잡음 블록변환기의 수평과 수직 뿐만 아니라 하이밴드와 로우밴드를 선택하기 위한 제어신호를 발생시키기 위한 것이다. 이를 위해 본 발명은 소정의 발진주파수를 갖는 발진신호를 생성하는 발진수단(10)과; 하이밴드와 로우밴드를 선택하기 위한 제어신호를 출력하는 제어부(30)와, 제1 단자가 상기 제어부(30)에 접속되고 제2 단자가 접지되며 제3 단자가 상기 발진수단(10)에 접속되어 상기 제어부(30)의 출력에 따라 상기 발진수단(10)의 발진신호출력을 제어하도록 된 제1 트랜지스터(Q1)로 이루어진 발진신호출력제어수단(20); 상기 발진수단(10)의 제1 출력신호를 증촉하는 제1 증폭수단(50); 상기 발진수단(10)의 제2 출력신호를 증촉하는 제2 증폭수단(60)및; 소정의 직류신호를 인가받아 상기 제1 및 제2 증폭수단(50,60)의 출력신호에 따라 상기 소정의 직류신호를 출력하거나 상기 소정의 직류신호에 상기 발진신호의 주파수를 갖는 펄스신호를 중첩시킨 신호를 출력하는 출력수단(40)으로 구성된다.The present invention relates to a control signal generation circuit for a low noise block converter of a phase receiver, and to generate a control signal for selecting a high band and a low band as well as the horizontal and vertical of the low noise block converter in a satellite receiver. To this end, the present invention includes an oscillation means (10) for generating an oscillation signal having a predetermined oscillation frequency; A control unit 30 for outputting a control signal for selecting a high band and a low band, a first terminal is connected to the control unit 30, a second terminal is grounded, and a third terminal is connected to the oscillation means 10. Oscillation signal output control means (20) comprising a first transistor (Q1) configured to control the oscillation signal output of the oscillation means (10) in accordance with the output of the control portion (30); First amplifying means (50) for increasing the first output signal of the oscillating means (10); Second amplifying means (60) for boosting the second output signal of the oscillating means (10); Receives a predetermined DC signal and outputs the predetermined DC signal according to the output signals of the first and second amplifying means 50 and 60 or superimposes a pulse signal having a frequency of the oscillation signal on the predetermined DC signal. It consists of an output means 40 for outputting the signal.

Description

위상수신기의 저잡음 블록변환기용 제어신호발생회로Control Signal Generation Circuit for Low Noise Block Converter of Phase Receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 일실시예에 따른 위상수신기의 저잡음 블록변환기용 제어신호 발생회로를 나타낸 도면2 is a diagram illustrating a control signal generation circuit for a low noise block converter of a phase receiver according to an embodiment of the present invention.

제3도는 본 발명의 다른 실시예에 따른 위상수신기의 저잡음 블록변환기용 제어신호 발생회로를 나타낸 도면이다3 is a diagram illustrating a control signal generation circuit for a low noise block converter of a phase receiver according to another embodiment of the present invention.

Claims (4)

소정의 발진주파수를 갖는 발진신호를 생성하는 발진수단(10)과; 하이밴드와 로우밴드를 선택하기 위한 제어신호를 출력하는 제어부(30)와, 제1 단자가 상기 제어부(30)에 접속되고 제2 단자가 접지되며 제3 단자가 상기 발진수단(10)에 접속되어 상기 제어부(30)의 출력에 따라 상기 발진수단(10)의 발진신호출력을 제어하도록 된 제1 트랜지스터(Q1)로 이루어진 발진신호출력제어수단(20); 상기 발진수단(10)의 제1 출력신호를 증폭하는 제1 증폭수단(50); 상기 발진수단(10)의 제2 출력신호를 증폭하는 제2 증폭수단(60)및; 소정의 직류신호를 인가받아 상기 제1 및 제2 증폭수단(50,60)의 출력신호에 따라 상기 소정의 직류신호를 출력하거나 상기 소정의 직류신호에 상기 발진신호의 주파수를 갖는 펄스신호를 중첩시킨 신호를 출력하는 출력수단(40)으로 구성된 것을 특징으로 하는 위상수신기의 저잡음 블록변환기용 제어신호발생회로.Oscillation means (10) for generating an oscillation signal having a predetermined oscillation frequency; A control unit 30 for outputting a control signal for selecting a high band and a low band, a first terminal is connected to the control unit 30, a second terminal is grounded, and a third terminal is connected to the oscillation means 10. Oscillation signal output control means (20) comprising a first transistor (Q1) configured to control the oscillation signal output of the oscillation means (10) in accordance with the output of the control portion (30); First amplifying means (50) for amplifying the first output signal of the oscillating means (10); Second amplifying means (60) for amplifying a second output signal of the oscillating means (10); Receives a predetermined DC signal and outputs the predetermined DC signal according to the output signals of the first and second amplifying means 50 and 60 or superimposes a pulse signal having a frequency of the oscillation signal on the predetermined DC signal. A control signal generation circuit for a low noise block converter of a phase receiver, characterized in that it comprises an output means (40) for outputting the signal. 제1항에 있어서, 상기 제1 증폭수단(50)은 제1 단자가 상기 발진수단(10)의 제1 출력단자(A)에 접속되고 제2 단자가 감지되며 제3 단자가 상기 출력수단(40)의 제1 단자에 접속된 제2 트랜지스터(Q2)로 구성되어 있고, 제2 증폭수단(60)은 제1 단자가 상기 발진수단(10)의 제2 출력단자(B)에 접속되고 제2 단자가 접지되면 제3 단자가 상기 출력수단(40)의 제2 단자에 접속된 제3 트랜지스터(Q3)로 구성된 것을 특징으로 하는 위상수신기의 저잡음 블록변환기용 제어신호발생회로.The method of claim 1, wherein the first amplifying means (50) has a first terminal connected to the first output terminal (A) of the oscillation means (10), the second terminal is sensed, and the third terminal is the output means ( And a second transistor Q2 connected to the first terminal of 40, wherein the second amplifying means 60 has a first terminal connected to the second output terminal B of the oscillating means 10, and And a third terminal comprising a third transistor (Q3) connected to a second terminal of the output means (40) when two terminals are grounded. 제2항에 있어서, 상기 출력수단(40)은 제1 단자가 상기 제2 트랜지스터(Q2)의 제3 단자에 접속되고 제2 단자가 출력단자(OUT)에 접속되며 제3 단자가 상기 소정의 직류신호가 입력되는 직류신호 입력단자(VS1/VS2)에 접속된 제4 트랜지스터(Q4)와, 제1 단자가 상기 제3 트랜지스터(Q3)의 제3 단자에 접속되고 제2 단자가 상기 제4 트랜지스터(Q4)의 제2 단자와 공통으로 상기 출력단자(OUT)에 접속된 제5 트랜지스터(Q5) 및, 제1 단자가 상기 직류신호 입력단자(VS1/VS2)에 접속되고 제2 단자가 상기 제5 트랜지스터(Q5)의 제3 단자에 접속된 다이오드(D)로 구성된 것을 특징으로 하는 위상수신기의 저잡음 블록변환기용 제어신호발생회로.3. The output device 40 according to claim 2, wherein the output means 40 has a first terminal connected to a third terminal of the second transistor Q2, a second terminal connected to an output terminal OUT, and a third terminal connected to the predetermined terminal. The fourth transistor Q4 connected to the DC signal input terminal VS1 / VS2 to which the DC signal is input, the first terminal is connected to the third terminal of the third transistor Q3, and the second terminal is connected to the fourth terminal. A fifth transistor Q5 connected to the output terminal OUT and a first terminal connected in common with the second terminal of the transistor Q4 and the first terminal are connected to the DC signal input terminal VS1 / VS2 and the second terminal is connected to the second terminal. A control signal generating circuit for a low noise block converter of a phase receiver, comprising a diode (D) connected to a third terminal of a fifth transistor (Q5). 제1항에 있어서, 상기 제1 증폭수단(50)은 제1 단자가 상기 발진수단(10)의 제1 출력단자(A)에 접속되고 제2 단자가 저항(R9)을 매개로 접지되며 제3 단자가 전원단자(VCC)에 접속된 제2 트랜지스터(Q8)로 구성되고, 제2 증폭수단(60)은 제1 단자가 상기 발진수단(10)의 제2 출력단자(B)에 접속되고 제2 단자가 저항(R11)을 매개로 접지 되며 제3 단자가 전원단자(VCC)에 접속된 제3 트랜지스터(Q9)로 구성되며, 상기 출력수단(40)은 상기 직류신호 입력단자(VS1/VS2)를 입력으로 하는 레귤에이터(70)와, 제1 단자가 상기 제2 트랜지스터(Q8)의 제2 단자에 접속되고 제2 단자가 접지되며 제3 단자가 상기 레귤에이커(70)의 접지단자(G)에 접속된 제4 트랜지스터(Q10)와, 제1 단자가 상기 제3 트랜지스터(Q9)의 제2 단자에 접속되고 제2 단자가 상기 제4 트랜지스터(Q10)의 제2 단자와 공통으로 접지된 제5 트랜지스터(Q11), 제1 단자가 상기 레귤에이커(70)의 접지단자(G)에 접속되고 제2 단자가 상기 제5 트랜지스터(Q11)의 제3 단자에 접속된 다이오드(D)로 구성된 것을 특징으로 하는 위상수신기의 저잡음 블록변환기용 제어신호발생회로.The method of claim 1, wherein the first amplifying means (50) has a first terminal connected to the first output terminal (A) of the oscillation means (10) and the second terminal is grounded via a resistor (R9) The third terminal is composed of a second transistor Q8 connected to a power supply terminal VCC, and the second amplifying means 60 has a first terminal connected to the second output terminal B of the oscillation means 10. The second terminal is grounded via a resistor R11 and the third terminal is constituted by a third transistor Q9 connected to a power supply terminal VCC, and the output means 40 includes the DC signal input terminal VS1 /. A regulator 70 having VS2 as an input, a first terminal connected to the second terminal of the second transistor Q8, a second terminal grounded, and a third terminal connected to the ground terminal of the regulator 70. A fourth transistor Q10 connected to (G), a first terminal connected to a second terminal of the third transistor Q9, and a second terminal in common with a second terminal of the fourth transistor Q10; The grounded fifth transistor Q11 and the first terminal connected to the ground terminal G of the regulator 70 and the second terminal connected to the third terminal of the fifth transistor Q11 A control signal generation circuit for a low noise block converter of a phase receiver, characterized in that consisting of. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930016980A 1993-08-30 1993-08-30 Lnb Expired - Fee Related KR960002671B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930016980A KR960002671B1 (en) 1993-08-30 1993-08-30 Lnb

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930016980A KR960002671B1 (en) 1993-08-30 1993-08-30 Lnb

Publications (2)

Publication Number Publication Date
KR950007317A true KR950007317A (en) 1995-03-21
KR960002671B1 KR960002671B1 (en) 1996-02-24

Family

ID=19362262

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930016980A Expired - Fee Related KR960002671B1 (en) 1993-08-30 1993-08-30 Lnb

Country Status (1)

Country Link
KR (1) KR960002671B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100343752B1 (en) * 2000-04-12 2002-07-25 한국에너지기술연구원 High active composite catalyst for simultaneous oxidation of halogenated volatile organic compounds(HVOCs) and volatile organic compounds(VOCs), and prepararation method of it, and controlling method of its reaction

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100343752B1 (en) * 2000-04-12 2002-07-25 한국에너지기술연구원 High active composite catalyst for simultaneous oxidation of halogenated volatile organic compounds(HVOCs) and volatile organic compounds(VOCs), and prepararation method of it, and controlling method of its reaction

Also Published As

Publication number Publication date
KR960002671B1 (en) 1996-02-24

Similar Documents

Publication Publication Date Title
KR920001518A (en) Semiconductor integrated circuit
KR950030146A (en) Back bias voltage generator
KR920015364A (en) Output buffer circuit
KR920001439A (en) Volume control circuit
KR950007317A (en) Control Signal Generation Circuit for Low Noise Block Converter of Satellite Receiver
ATE484882T1 (en) CMOS INVERTER CIRCUIT
KR920022711A (en) High voltage generator
KR930003770A (en) Signal generator
KR950700660A (en) CIRCUITRY FOR SUPERIMPOSING SMALL, LOW ENERGY SIGNALS AND LARGE, ESSENTIALLY HIGHER ENERGY SIGNALS
KR950007318A (en) Control Signal Generation Circuit for Low Noise Block Converter of Satellite Receiver
KR960700561A (en) An Operational Transconductance Amplifier with Matched Outputs
KR830008560A (en) Horizontal oscillator
KR940010541A (en) Broadband Voltage Controlled Oscillation Code
KR950010620A (en) Caption signal generation circuit of television receiver
KR950021496A (en) Voltage Generator Using Multistage Pump Circuit
KR880001152A (en) TV Proximity Prevention System for Vision Protection
KR960024456A (en) Frequency Compensation Circuit of Ship Radar
KR940023002A (en) oscillator
KR930005368A (en) Latch circuit
KR960028184A (en) Horizontal frequency hold adjustment circuit of the monitor
KR940027583A (en) Surveillance camera
KR970009095A (en) Ring generating circuit of telephone
KR960025760A (en) Charge pump circuit
KR940017138A (en) Stable pulse generator
KR920015705A (en) Satellite receiver tuner protection circuit

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19930830

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19930830

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19960126

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19960502

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19960508

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19960508

End annual number: 3

Start annual number: 1

FPAY Annual fee payment

Payment date: 19990201

Year of fee payment: 4

PR1001 Payment of annual fee

Payment date: 19990201

Start annual number: 4

End annual number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee