KR950024528A - Two-screen simultaneous viewing on wide television - Google Patents

Two-screen simultaneous viewing on wide television Download PDF

Info

Publication number
KR950024528A
KR950024528A KR1019940000705A KR19940000705A KR950024528A KR 950024528 A KR950024528 A KR 950024528A KR 1019940000705 A KR1019940000705 A KR 1019940000705A KR 19940000705 A KR19940000705 A KR 19940000705A KR 950024528 A KR950024528 A KR 950024528A
Authority
KR
South Korea
Prior art keywords
signal
processing means
sub
main
screen processing
Prior art date
Application number
KR1019940000705A
Other languages
Korean (ko)
Other versions
KR0147579B1 (en
Inventor
안덕용
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940000705A priority Critical patent/KR0147579B1/en
Publication of KR950024528A publication Critical patent/KR950024528A/en
Application granted granted Critical
Publication of KR0147579B1 publication Critical patent/KR0147579B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/001—Analogue/digital/analogue conversion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/223—Controlling dimensions
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/23—Distortion correction, e.g. for pincushion distortion correction, S-correction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Processing Of Color Television Signals (AREA)
  • Studio Circuits (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

이 발명은 두개의 4:3화면을 16:9의 화면비를 갖는 와이드 텔레비젼에서 화면 왜곡없이 동시 시청가능하도록 한 와이드 텔레비젼에서의 두 화면 동시 시청회로에 관한 것이다.The present invention relates to a two-screen simultaneous viewing circuit in a wide television so that two 4: 3 screens can be simultaneously viewed without wider distortion on a wide television having a 16: 9 aspect ratio.

이 발명은 메인 및 서브 화면의 동기신호에 록킹된 라이트클럭을 메인 화면 및 서브 화면의 프레임 메모리에 사용하고, 메인 화면의 동기신호에 록킹된 클럭을 메인 및 서브 화면의 리드 클럭으로 사용하여 메인과 서브 화면의 동기를 일치시키고, 분할 화면 출력시 수직편향전류 및 수직 블랭크 신호를 가변시킴으로써, 왜곡이 없는 2개의 4:3화면을 10:9의 화면비를 갖는 와이드 텔레비젼에서 동시 시청이 가능하게한다.The present invention uses a light clock locked to the synchronization signal of the main and sub screens in the frame memory of the main screen and the sub screen, and uses a clock locked to the synchronization signal of the main screen as the read clock of the main and sub screens. By synchronizing the sub-screens and varying the vertical deflection current and the vertical blank signal at the time of split screen output, two 4: 3 screens without distortion can be simultaneously viewed on a wide television having an aspect ratio of 10: 9.

Description

와이드 텔레비젼에서의 두 화면 동시 시청회로Two-screen simultaneous viewing on wide television

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 이 발명에 따른 와이드 텔레비젼에서의 두 화면 동시 시청회로의 블럭도,1 is a block diagram of a two-screen simultaneous viewing circuit in a wide television according to the present invention;

제2도는 상기 제1도의 각 부의 타이밍도,2 is a timing diagram of each part of FIG. 1;

제3도는 두 화면 동시 시청시 화면 왜곡의 일실시예를 나타낸 상태도,3 is a state diagram showing an embodiment of screen distortion when watching two screens simultaneously;

제4도는 이 발명에 따른 두 화면 동시 시청 화면의 일실시예를 나타낸 상태도이다.4 is a state diagram showing an embodiment of a two-screen simultaneous viewing screen according to the present invention.

Claims (3)

안테나에 유기된 주파수를 선국하여 동기 분리 및 색복조를 수행한 후 상기 동기신호에 록킹된 라이트 클럭에 의해 색 복조된 휘도 및 색차신호활 프레임 메모리에 저장하고, 상기 동기신호에 록킹된 리드 클럭 및 리드 인에이블 신호에 의해 정상, 시간 압축된 휘도 및 색자신호를 상기 프레임 메모리로 부터 리드하는 메인 화면 처리수단과; 안테나에 유기된 주파수를 선국하여 동기 분리 및 색 복조를 수행한 후 상기 동기신호에 록킹된 라이트 클럭에 의해 색 복조된 휘도 및 색자신호를 프레임 메모리에 저장하고, 상기 메인 화면 처리수단의 동기신호에 록킹된 리드 클럭 및 리드인에이블 신호에 의해 정상, 시간 압축된 휘도 및 색차신호를 상기 프레임 메모리로부터 리드하는 서브 화면 쳐리수단과; 상기 메인 화면 처리수단에서 출력되는 동기신호에 록킹된 라이트 및 복수개의 리드신호를 발진시켜 상기 메인 화면 처리수단의 프레임 메모리의 라이트 클럭 및 메인 화면 처리수단과 서브 화면 처리수단의 프레임 메모리의 리드클럭으로 제공하는 메인 발진수단과;상기 서브 화면 처리수단의 동기신호에 록킹된 라이트 신호를 발진시켜 상기 서브 화면 처리수단의 프레임 메모리로 제공하는 서브 발진수단과; 상기 메인 화면 처리수단과 서브 화면 처리수단의 출력을 메인/서브 스위칭 신호에 의해 선택 출력하는 메인/서브 스위칭수단과; 상기 메인 화면 처리수단의 동기신호에 의해 상기 메인 화면처리수단 및 서브 화면 처리수단의 드레임 메모리의 리드인에이블 신호, 매인/서브 스위칭 신호, 분해 화면 온/오프 신호, 수직, 수평블랭크 신호를 출력하는 제어신호 발생수단과; 상기 메인 화면 처리수단에서 출력되는 수직, 수평동기신호 및 제어신호 발생수단에서 출력되는 분할 화면 온신호에 의해 수직편향 사이즈를 압축하는 편향수단과; 상기 메인/서브 스위칭 수단에서 출력되는 휘도 및 색차신호를 원래의 색신호로 변환하고 제어신호 발생수단에서 출력되는 가변된 수직 블랭크 신호에 의해 CRT화면의 소정의 상측, 하측 부분을 블랭크시켜 디스플레이하는 매트릭스 수단으로 구성되는 와이드 텔레비젼에서의 두 화면 동시 시청회로.And performing synchronization separation and color demodulation by tuning the frequency induced in the antenna, and storing in the luminance and color difference signal active frame memory color-demodulated by the write clock locked to the synchronization signal, and storing the read clock locked to the synchronization signal. Main screen processing means for reading a normal, time-compressed luminance and color signal from the frame memory by a read enable signal; After performing synchronization separation and color demodulation by tuning the frequency induced by the antenna, the luminance and color signal, which are color demodulated by the write clock locked to the synchronization signal, are stored in a frame memory, and the synchronization signal of the main screen processing means. Sub-screen processing means for reading a normal, time-compressed luminance and color difference signal from the frame memory by the read clock locked and the read enable signal; The light locked to the synchronous signal outputted from the main screen processing means and the plurality of read signals are oscillated to the write clock of the frame memory of the main screen processing means and the read clock of the frame memory of the main screen processing means and the sub screen processing means. A main oscillation means for providing; a sub oscillation means for oscillating a write signal locked to a synchronization signal of the sub picture processing means and providing the same to the frame memory of the sub picture processing means; Main / sub switching means for selectively outputting the output of the main screen processing means and the sub screen processing means by a main / sub switching signal; Outputs a read enable signal, a main / sub switching signal, a decomposition screen on / off signal, a vertical and horizontal blank signal of the frame memory of the main screen processing means and the sub screen processing means by the synchronization signal of the main screen processing means. Control signal generating means; Deflection means for compressing the vertical deflection size by the vertical, horizontal synchronous signal output from the main screen processing means and the split screen on signal output from the control signal generating means; Matrix means for converting the luminance and color difference signals outputted from the main / sub switching means into original color signals and blanking and displaying predetermined upper and lower portions of the CRT screen by the variable vertical blank signal outputted from the control signal generating means. Two-screen simultaneous viewing circuit in a wide television consisting of. 제1항에 있어서, 상기 메인 발진수단은, 상기 메인 화면 처리수단의 동기신호에 록킹된 라이트/리드신호를 발진하는 위상 동기 루프부와, 상기 위상 동기 루프부에서 출력되는 복수개의 리드 클럭을 선택 출력하는 스위칭부로 구성됨을 특징으로 하는 와이드 텔레비젼에서의 두 화면 동시 시청회로.2. The apparatus of claim 1, wherein the main oscillating means selects a phase locked loop for oscillating the write / lead signal locked to the synchronized signal of the main screen processing means, and a plurality of read clocks outputted from the phase locked loop. 2. A simultaneous viewing circuit of two screens in a wide television, characterized by comprising a switching unit for outputting. 제1항에 있어서, 상기 서브 발진수단은, 상기 서브 화면 처리수단의 동기신호에 록킹된 라이트 신호를 발진하는 위상 동기 루프회로로 구성됨을 특징으로 하는 와이드 텔레비젼에서의 두 화면 동시 시청회로.2. The simultaneous viewing circuit of two wide screens according to claim 1, wherein said sub oscillating means comprises a phase locked loop circuit for oscillating a write signal locked to a synchronizing signal of said sub picture processing means. ※ 참고사항 : 최초출된 내용에 의하여 공개하는 것임.※ Note: It is to be disclosed based on the original contents.
KR1019940000705A 1994-01-17 1994-01-17 2 picture displaying in the wide television KR0147579B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940000705A KR0147579B1 (en) 1994-01-17 1994-01-17 2 picture displaying in the wide television

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940000705A KR0147579B1 (en) 1994-01-17 1994-01-17 2 picture displaying in the wide television

Publications (2)

Publication Number Publication Date
KR950024528A true KR950024528A (en) 1995-08-21
KR0147579B1 KR0147579B1 (en) 1998-09-15

Family

ID=19375726

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940000705A KR0147579B1 (en) 1994-01-17 1994-01-17 2 picture displaying in the wide television

Country Status (1)

Country Link
KR (1) KR0147579B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100390484B1 (en) * 1995-12-22 2003-09-06 엘지전자 주식회사 Apparatus and method for displaying two pictures

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100709404B1 (en) * 2005-09-30 2007-04-18 엘지전자 주식회사 Video signal processing method and display thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100390484B1 (en) * 1995-12-22 2003-09-06 엘지전자 주식회사 Apparatus and method for displaying two pictures

Also Published As

Publication number Publication date
KR0147579B1 (en) 1998-09-15

Similar Documents

Publication Publication Date Title
KR0176806B1 (en) 2-picture of television
KR100424755B1 (en) Television receiver
US5680177A (en) Multi-screen television receiver to simultaneously output and display multiple pictures on a single screen
KR100449116B1 (en) Video signal processing apparatus
JPH05183833A (en) Display device
KR960007545B1 (en) Main screen position recompensating circuit & method
JP3131179B2 (en) Double window processing device for TV system
KR950024528A (en) Two-screen simultaneous viewing on wide television
KR100405275B1 (en) Character display device
JPH0292077A (en) Video signal display device
JP2685432B2 (en) Television receiver with two-screen display function
KR0147580B1 (en) 2 picture displaying in the wide television
KR100378789B1 (en) Pop circuit of television receiver
JP3217820B2 (en) Video synthesizing method and external synchronous display device
JP2993460B2 (en) Television receiver with two-screen display function
KR100227114B1 (en) Semi-transparent image chattering apparatus for television
KR0173348B1 (en) Apparatus for image processing with multi-picture display function
JP3381097B2 (en) Superimpose device
JP2749032B2 (en) Television receiver
KR0173738B1 (en) Method and apparatus for on-screen for television receiver for multi-picture display
JP2545631B2 (en) Television receiver
JPH08228363A (en) Picture signal converter
JP2850964B2 (en) Picture-in-picture circuit
JP3355617B2 (en) Image display control device
JPH0998389A (en) Television receiver for teletext broadcasting

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070427

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee