KR950022332A - Transmission Frame Deviation Alarm System - Google Patents

Transmission Frame Deviation Alarm System Download PDF

Info

Publication number
KR950022332A
KR950022332A KR1019930030018A KR930030018A KR950022332A KR 950022332 A KR950022332 A KR 950022332A KR 1019930030018 A KR1019930030018 A KR 1019930030018A KR 930030018 A KR930030018 A KR 930030018A KR 950022332 A KR950022332 A KR 950022332A
Authority
KR
South Korea
Prior art keywords
frame
transmission
alarm
signal
input
Prior art date
Application number
KR1019930030018A
Other languages
Korean (ko)
Other versions
KR960009531B1 (en
Inventor
이강환
정주홍
Original Assignee
양승택
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소 filed Critical 양승택
Priority to KR93030018A priority Critical patent/KR960009531B1/en
Publication of KR950022332A publication Critical patent/KR950022332A/en
Application granted granted Critical
Publication of KR960009531B1 publication Critical patent/KR960009531B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/201—Frame classification, e.g. bad, good or erased
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/06—Management of faults, events, alarms or notifications
    • H04L41/0686—Additional information in the notification, e.g. enhancement of specific meta-data

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Quality & Reliability (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Communication Control (AREA)

Abstract

본 발명은 전송프레임 이탈 발생 경보 시스템에 관한 것으로, 고속 전송 비트율 입·출력 신호 접속부 및 상기 접속부로 부터 DS3 입력 클럭 및 DS3 입력 신호를 입력하여 채널 데이타, 정보 데이타 및 프레임 검출신호를 출력하는 프레임 판독기를 가진 장치에서, 상기 프레임 판독기 자체의 고장 또는 DS3 전송 시스템에서 전송시의 오류로 인해 시스템의 동작이 전체 운영시간의 1/2이상을 프레임 검출 모드로 설정될 시. 전송시스템의 프레임 이탈 상태로 경보 신호를 발생하는 전송 프레임 이탈 발생 경보 처리 수단을 구비하고 있는 것을 특징으로 한다.The present invention relates to a transmission frame departure occurrence alarm system, and a frame reader for outputting channel data, information data, and frame detection signals by inputting a high speed transmission bit rate input / output signal connection unit and a DS3 input clock and a DS3 input signal from the connection unit. In a device having a system, when the operation of the system is set to the frame detection mode more than half of the total operating time due to a failure of the frame reader itself or an error in transmission in the DS3 transmission system. And a transmission frame departure occurrence alarm processing means for generating an alarm signal in a frame departure state of the transmission system.

Description

전송프레임 이탈발생 경보시스템Transmission Frame Deviation Alarm System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 프레임 이탈 발생 경보처리기를 포함하는 DS3 입출력 신호처리부의 블록 구성도.1 is a block diagram of a DS3 input / output signal processing unit including a frame departure occurrence alarm processor.

제2도는 DS3 전송프레임 이탈 발생 경보처리기의 블록 구성도.2 is a block diagram of a DS3 transmission frame departure occurrence alarm processor.

제3도는 DS3 전송프레임 이탈 발생 경보처리기의 상세 구성도.3 is a detailed block diagram of a DS3 transmission frame departure occurrence alarm processor.

Claims (4)

고속 전송 비트율 입·출력 신호 접속부(1-1) 및 상기 접속부(1-1)로부터 DS3 입력 클럭 및 DS3 입력 신호를 입력하여 채널 데이터, 정보 데이터 및 프레임 검출신호를 출력하는 프레임 판독기(1-2)를 가진 장치에서, 상기 프레임 판독기 자체의 고장 또는 DS3 전송시스템에서 전송시의 오류로 인해 시스템의 동작이 전체 운영시간이 1/2이상을 프레임 검출 모드로 설정될 시, 전송시스템의 프레임 이탈 상태로 경보 신호를 발생하는 전송 프레임 이탈발생 경보 처리 수단을 구비하고 있는 것을 특징으로 하는 전송프레임 이탈발생 경보시스템.Frame reader (1-2) for inputting a DS3 input clock and a DS3 input signal from the high-speed transfer bit rate input / output signal connection unit 1-1 and the connection unit 1-1 to output channel data, information data, and frame detection signals. Frame out of the transmission system when the operation of the system is set to the frame detection mode in which the total operation time is 1/2 or more due to a failure of the frame reader itself or an error in transmission in the DS3 transmission system. And a transmission frame departure occurrence alarm processing means for generating a low alarm signal. 제1항에 있어서, 상기전송프레임 이탈 발생 경보 처리수단은 상기 프레임판독기(1-2)로부터의 출력신호를 입력으로 하여 전송시스템의 프레임 검출상태 변화를 검출하는 전송 프레임 상태 변화수단(2-2), 멀티프레임 단위 신호를 입력으로 하여 1024개의 멀티프레임과 65536개의 멀티프레임 만큼의 경보 상태 설정시간을 조정할 수 있는 경보상태 설정시간 조정기(2-4)로 구성되어 상기 경보상태 설정 시간 조정기(2-4)의 출력신호는 상기 프레임 상태 변화수단(2-2)과 경보신호 발생기(2-5)의 입력신호로 하여 경보 신호를 발생하는 것을 특징으로 하는 전송 프레임 이탈 발생 경보시스템.The transmission frame state change means (2-2) according to claim 1, wherein said transmission frame departure occurrence alarm processing means detects a change in a frame detection state of a transmission system by inputting an output signal from said frame reader (1-2). ), An alarm state setting time adjuster (2-4) capable of adjusting the alarm state setting time of 1024 multiframes and 65536 multiframes as a multi-frame unit signal as an input. The output signal of -4) generates an alarm signal as an input signal of the frame state changing means (2-2) and the alarm signal generator (2-5). 제2항에 있어서, 상기 프레임 상태 변화 검출 수단(2-2)은 상기 프레임 판독기(1-2)의 출력신호를 입력으로 한 계수기(3-7)를 구비하고 있는 것을 특징으로 하는 전송프레임 이탈 발생 경보 시스템.3. The transmission frame departure according to claim 2, wherein the frame state change detecting means (2-2) includes a counter (3-7) having an input of an output signal of the frame reader (1-2). Generation alarm system. 제3항에 있어서, 상기 경보 상태 설정시간 조정기(2-4)는 상기 멀티프레임 단위 신호를 입력으로 한 계수기(3-10, 3-11)를 구비하고 있는 것을 특징으로 하는 전송프레임 이탈 발생 경보시스템.4. The transmission frame departure occurrence alarm according to claim 3, wherein the alarm state setting time adjuster (2-4) includes counters (3-10, 3-11) having the multi-frame unit signal as an input. system. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR93030018A 1993-12-27 1993-12-27 System for alarming off-frame in transmission KR960009531B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR93030018A KR960009531B1 (en) 1993-12-27 1993-12-27 System for alarming off-frame in transmission

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR93030018A KR960009531B1 (en) 1993-12-27 1993-12-27 System for alarming off-frame in transmission

Publications (2)

Publication Number Publication Date
KR950022332A true KR950022332A (en) 1995-07-28
KR960009531B1 KR960009531B1 (en) 1996-07-20

Family

ID=19373026

Family Applications (1)

Application Number Title Priority Date Filing Date
KR93030018A KR960009531B1 (en) 1993-12-27 1993-12-27 System for alarming off-frame in transmission

Country Status (1)

Country Link
KR (1) KR960009531B1 (en)

Also Published As

Publication number Publication date
KR960009531B1 (en) 1996-07-20

Similar Documents

Publication Publication Date Title
KR900003705A (en) Part and time correction method
KR960006396A (en) Multiprotocol Data Bus System
KR950022332A (en) Transmission Frame Deviation Alarm System
SE9301327D0 (en) COMPOSED CLOCK SIGNAL
KR100214051B1 (en) Apparatus watching j1 data of synchronous multiprocessor
KR850004669A (en) Selection and locking circuits in arithmetic function circuits
KR880008541A (en) Synchronous Pattern Detection Circuit
SU419924A1 (en) PUNCHING CONTROL DEVICE
KR910015938A (en) Independent Synchronization Circuit Eliminates Delay of Buffer During Reframe
KR930020926A (en) Synchronization source monitoring and selection method of digital exchange and its circuit
JPS57150058A (en) Information processing system
KR960038628A (en) Priority adjuster
KR960027632A (en) Alarm display signal (AIS) detection circuit in DS3 communication system
KR940010429B1 (en) Generator of syncro-signal
KR930015572A (en) Processor Communication Interface
KR920015770A (en) Frame Pattern Detection Circuit of DM Communication System Receiving System
KR920011136A (en) Parallel Frame Detection Circuit of Distributed Frame Structure
KR960024939A (en) Data error detection device of synchronous multiplexer
KR940003241A (en) Data Rate Adaptation Circuit
KR960024898A (en) FEBE generator of synchronous transmitter
KR960027396A (en) Alarm generator of high speed transmission system
KR900001147A (en) Monitoring system's non-receiving status of partner system when connecting multiple systems
KR920020878A (en) Bit error check circuit
KR950002465A (en) Code Detection Circuit in Digital Signal Transmission System
KR960024998A (en) 64Kb / s Signal Frame Communication

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee