KR950012414A - Automatic Gain Control Detector Stabilization Circuit for Video Tape Recorders - Google Patents

Automatic Gain Control Detector Stabilization Circuit for Video Tape Recorders Download PDF

Info

Publication number
KR950012414A
KR950012414A KR1019930022358A KR930022358A KR950012414A KR 950012414 A KR950012414 A KR 950012414A KR 1019930022358 A KR1019930022358 A KR 1019930022358A KR 930022358 A KR930022358 A KR 930022358A KR 950012414 A KR950012414 A KR 950012414A
Authority
KR
South Korea
Prior art keywords
signal
agc
unit
synchronization
detector
Prior art date
Application number
KR1019930022358A
Other languages
Korean (ko)
Other versions
KR960015780B1 (en
Inventor
최진세
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930022358A priority Critical patent/KR960015780B1/en
Publication of KR950012414A publication Critical patent/KR950012414A/en
Application granted granted Critical
Publication of KR960015780B1 publication Critical patent/KR960015780B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/02—Analogue recording or reproducing
    • G11B20/04—Direct recording or reproducing

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Television Receiver Circuits (AREA)
  • Television Signal Processing For Recording (AREA)
  • Control Of Amplification And Gain Control (AREA)

Abstract

본 발명은 채널 업/다운이나 TV/LINE 모드 절환시등 순간적으로 신호가 없다가 다시 신호가 들어올때 초기화면의 안정시간이 늦어지는 것을 방지하기에 적당하도록 한 비디오 테이프 레코더의 자동이득조정 검출기 안정화 회로에 관한 것으로, 이를 위하여, 일정한 진폭의 레벨을 출력시키는 AGC회로부(1)와, AGC회로부(1)를 통한 비디오 신호에서 Y신호만 걸러내는 로우패스 필터(LPE)(2)와, 로우패스 필터(2)를 통하여 걸러진 신호중에서 팁 레벨을 일정한 값으로 클램프하는 클램프 회로부(3)와, 클램프 회로부(3)에 의해 클램프된 Y신호에서 동기만 분리시켜 일정 레벨의 동기신호를 출력시키는 동기분리부(4)와, 동기분리부(4)의 동기신호와 클램프 회로부(3)에 의해 클램프된 Y신호를 혼합하는 믹서(5)와, 믹서(5)에 의해 출력되는 수평 동기신호와 일정레벨의 기준신호(동기신호)를 합한 진폭을 검출하고 이 검출 출력을 AGC회로부(1)에 전송하는 AGC검출기(6)와, AGC검출기(6)에서 접속되어 초기화면의 안정화를 이루도록 하는 안정화 회로부(7)를 구비하여 구성한 것이다.The present invention stabilizes the automatic gain adjustment detector of a video tape recorder, which is suitable to prevent the initial settling time of the initial screen from delaying when there is no signal at the time of channel up / down or TV / LINE mode switching. A circuit comprising: an AGC circuit section 1 for outputting a constant amplitude level, a low pass filter (LPE) 2 for filtering only Y signals from a video signal through the AGC circuit section 1, and a low pass. Among the signals filtered through the filter 2, the clamp circuit unit 3 clamps the tip level to a constant value, and the synchronous separation separates the synchronous signal from the Y signal clamped by the clamp circuit unit 3 and outputs a synchronous signal of a predetermined level. The mixer 4 which mixes the unit 4, the synchronization signal of the synchronization separation unit 4, and the Y signal clamped by the clamp circuit unit 3, the horizontal synchronization signal output by the mixer 5, and the constant level. Flag AGC detector 6 which detects the amplitude of the sum of the quasi signals (synchronous signals) and transmits this detection output to AGC circuit section 1, and stabilization circuit section 7 which is connected to AGC detector 6 to stabilize the initial screen. ) Is provided.

Description

비디오 테이프 레코더의 자동 이득조정 검출기 안정화 회로Automatic Gain Control Detector Stabilization Circuit for Video Tape Recorders

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 VTR의 AGC 검출기 안정화 회로의 블럭구성도.1 is a block diagram of an AGC detector stabilization circuit of a VTR according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : AGC 회로부 2 : 로우패스 필터1: AGC circuit part 2: Low pass filter

3 : 클램프 회로부 4 : 동기분리부3: clamp circuit part 4: synchronous separation part

5 : 믹서 6 : AGC 검출기5: mixer 6: AGC detector

7 : 안정화부7: stabilization unit

Claims (2)

입력되는 비디오 신호의 레벨변동에 관계없이 일정한 진폭의 레벨을 출력시키는 AGC 회로부(1)와; 상기 AGC 회로부(1)를 통한 비디오 신호에 휘도신호만 통과시키는 로우패스 필터(2)와; 상기 로우패스 필터(2)와 ; 상기 로우패스 필터(2)를 통하여 통과된 휘도신호중에서 동기 신호-팁 레벨을 일정한 값으로 클램프하는 클램프 회로부(3)와; 상기 클램프 회로부(3)에 의해 클램프된 휘도신호에서 동기만 분리시켜 일정레벨의 동기신호를 출력시키는 동기분리부(4)와; 상기 동기분리부(4)의 동기신호와 클램프 회로부(3)에 의해 클램프된 휘도신호를 혼합하는 믹서(5)와; 상기 믹서(5)에 출력되는 일정레벨의 기준신호(동기신호)와 수평동기신호를 합한 진폭을 검출하고, 이 검출 출력을 상기 AGC 회로부(1)에 전송하는 AGC 검출기(6)와; 상기 AGC 검출기(6)에 접속되어 초기화면의 안정화를 이루기 위한 안정화부(7)로 이루어진 비디오 테이프 레코더의 자동 이득조정 검출기 안정화 회로.An AGC circuit unit 1 for outputting a constant amplitude level irrespective of the level variation of the input video signal; A low pass filter (2) for passing only the luminance signal to the video signal through the AGC circuit section (1); The low pass filter 2; A clamp circuit portion (3) for clamping the sync signal-tip level to a constant value among the luminance signals passed through the low pass filter (2); A synchronization separator (4) for outputting a synchronization signal of a predetermined level by separating only synchronization from the luminance signal clamped by the clamp circuit unit (3); A mixer (5) for mixing the synchronization signal of the synchronization separation unit (4) and the luminance signal clamped by the clamp circuit unit (3); An AGC detector (6) for detecting the amplitude of the sum of the reference signal (synchronization signal) and the horizontal synchronizing signal outputted to the mixer (5) and transmitting the detection output to the AGC circuit section (1); An automatic gain adjustment detector stabilization circuit of a video tape recorder comprising a stabilization unit (7) connected to the AGC detector (6) for stabilization of an initial screen. 제1항에 있어서, 상기 안정화부(7)는 전원단에 접속된 저항(R1)과, 접지측에 접속된 저항(R2)과, 상기 저항(R1), (R2)의 접점에 캐소우드가 접속되고, 애노우드가 상기 AGC 검출기(6)에 접속된 다이오드(D1)로 구성된 것을 특징으로 하는 비디오 테이프 레코더의 자동 이득조정 검출기 안정화 회로.The method of claim 1, wherein the stabilization unit 7 has a cathode at a contact between the resistor R1 connected to the power supply terminal, the resistor R2 connected to the ground side, and the resistors R1 and R2. An automatic gain adjustment detector stabilization circuit of a video tape recorder, characterized in that a diode D1 is connected and an anode is connected to the AGC detector. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930022358A 1993-10-26 1993-10-26 A circuit for stabilizing automatic gain adjusting detecter invideo tape cassette KR960015780B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930022358A KR960015780B1 (en) 1993-10-26 1993-10-26 A circuit for stabilizing automatic gain adjusting detecter invideo tape cassette

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930022358A KR960015780B1 (en) 1993-10-26 1993-10-26 A circuit for stabilizing automatic gain adjusting detecter invideo tape cassette

Publications (2)

Publication Number Publication Date
KR950012414A true KR950012414A (en) 1995-05-16
KR960015780B1 KR960015780B1 (en) 1996-11-21

Family

ID=19366604

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930022358A KR960015780B1 (en) 1993-10-26 1993-10-26 A circuit for stabilizing automatic gain adjusting detecter invideo tape cassette

Country Status (1)

Country Link
KR (1) KR960015780B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100238221B1 (en) * 1996-12-30 2000-01-15 윤종용 Apparatus and method for seperating sync-signal
KR100324568B1 (en) * 1999-04-30 2002-02-16 곽정소 Readout circuit in infrared imaging detector
KR100584458B1 (en) * 1999-07-27 2006-05-26 주식회사 현대오토넷 Video power stabilization circuit in VCD players

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100238221B1 (en) * 1996-12-30 2000-01-15 윤종용 Apparatus and method for seperating sync-signal
KR100324568B1 (en) * 1999-04-30 2002-02-16 곽정소 Readout circuit in infrared imaging detector
KR100584458B1 (en) * 1999-07-27 2006-05-26 주식회사 현대오토넷 Video power stabilization circuit in VCD players

Also Published As

Publication number Publication date
KR960015780B1 (en) 1996-11-21

Similar Documents

Publication Publication Date Title
FI67005C (en) STROEM SCREW FOR BREAKING AV EN I ETT BILDROER STROEMMANDESTRAOLSTROEM
US4516042A (en) Clamp circuits
CA1056947A (en) Color video signal recording and/or reproducing system
GB1323435A (en) Dropout compensator for colour television
KR950012414A (en) Automatic Gain Control Detector Stabilization Circuit for Video Tape Recorders
US4580166A (en) Synchronizing signal separator network
EP0298488B1 (en) Video signal processing circuit for VTR signal
FI65351C (en) STARTER PLANT FOR ENDED VEHICLES IN FAIRGTELEVISIONSSIGNAL
JPH024542Y2 (en)
KR100238221B1 (en) Apparatus and method for seperating sync-signal
KR880013393A (en) Demodulation Circuit for TV Voice Multiple Signals
KR800001740Y1 (en) Automatic gain control apparatus
KR900001325Y1 (en) Synchronizing devision circuit for satelite signal receiver
KR900005143Y1 (en) Vertical synchronizing stabilizing circuit
KR950004057Y1 (en) Color system combination apparatus
KR0164775B1 (en) Noise reduction apparatus and method for television receiver
KR930008447Y1 (en) Color sub-carrier signal synchronization circuit for sub-picture of tv
KR900008511Y1 (en) Recording circuit of picture signals
KR100555455B1 (en) Sync separation apparatus and method
KR910001583Y1 (en) Broad casting display circuit for multi-audio television
JP2775801B2 (en) Video signal processing circuit
KR910008287Y1 (en) Jitter clear circuit of color tv
KR910004602Y1 (en) Mode switching control circuit
KR910003762Y1 (en) Video signal selecting circuit for multi television
KR930009391A (en) Broadcasting type automatic detection circuit of PAL system

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20011031

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee