KR950010504A - Image input device - Google Patents

Image input device Download PDF

Info

Publication number
KR950010504A
KR950010504A KR1019930017626A KR930017626A KR950010504A KR 950010504 A KR950010504 A KR 950010504A KR 1019930017626 A KR1019930017626 A KR 1019930017626A KR 930017626 A KR930017626 A KR 930017626A KR 950010504 A KR950010504 A KR 950010504A
Authority
KR
South Korea
Prior art keywords
image input
generating
vertical
signal
video
Prior art date
Application number
KR1019930017626A
Other languages
Korean (ko)
Other versions
KR960009832B1 (en
Inventor
갈명둔
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR93017626A priority Critical patent/KR960009832B1/en
Publication of KR950010504A publication Critical patent/KR950010504A/en
Application granted granted Critical
Publication of KR960009832B1 publication Critical patent/KR960009832B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Processing Or Creating Images (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

본 발명은 화상 입력 장치에 관한 것으로, 특히 패스트 페이지 모드(Fast page Mode)가 있는 메모리 소자를 이용하여 화장잘를 고속으로 저장시키고, 아울러 메모리 소자의 포트가 하나인 것을 사용함으로써 화상입력장치의 원자를 절감시키고자한 화상 입력 장치에 관한 것으로서, 이러한 본 발명의 목적은 비디오 디지타이저로 부터 얻어진 수직동기신호 및 화상 입력 시작신호에 따라 행계수 가능신호를 발생하는 화상입력 사이클 발생수단과, 상기 화상 입력 사이클 발생수단 및 비디오 디지타이저에서 각각 출력된 행계수 가능신호 및 수평동기신호를 입력 받고 화상입력 제어수단으로 부터 출력된 행시작 초기값에 따라 열계수 가능신호 및 수직좌표를 발생하는 수직좌표 발생수단과, 상기 수직좌표 발생수단 및 비디오 디지타이저로 부터 각각 출력된 열게수 가능신호 및 픽셀클럭을 입력받고 화상입력 제어수단으로 부터 출력된 열시작 초시값에 따라 수평좌표를 발생하는 수평좌표 발생수단과, 상기 수직, 수평좌표 발생수단으로 부터 각각 얻어진 수직, 수평좌표에 따라 메모리 제어신호를 발생하여 화상입력을 제어하는 화상입력 제어수단과, 상기 화상입력 제어수단으로 부터 출력된 제어신호에 따랄 상기 비디오 디지타이저로 부터 얻어진 양자화된 비디오 데이타를 저장하는 비디오 메모리수단을 구비함으로서 달성된다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an image input apparatus. In particular, the makeup of the image input apparatus can be stored at a high speed by using a memory element having a fast page mode, and the atom of the image input apparatus can be saved by using one port of the memory element. An object of the present invention is to reduce the number of image input cycle generating means for generating a row count enable signal in accordance with a vertical synchronization signal obtained from a video digitizer and an image input start signal, and the image input cycle. Vertical coordinate generating means for receiving a row count enable signal and a horizontal synchronizing signal respectively output from the generating means and the video digitizer, and generating a column count enable signal and a vertical coordinate according to the row start initial value output from the image input control means; Respectively output from the vertical coordinate generating means and the video digitizer. Horizontal coordinate generating means for receiving a column number enable signal and a pixel clock and generating horizontal coordinates according to the column start initial value outputted from the image input control means, and vertical and horizontal coordinates respectively obtained from the vertical and horizontal coordinate generating means Image input control means for generating a memory control signal to control the image input, and video memory means for storing the quantized video data obtained from the video digitizer according to the control signal output from the image input control means. Is achieved.

Description

화상입력 장치Image input device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명이 적용되는 화상입력 장치 구성도.3 is a block diagram of an image input device to which the present invention is applied.

제4도는 제3도의 각부 입,출력 파형도.4 is a waveform diagram of each part of FIG.

Claims (1)

입력되는 아날로그 비디오신호로부터 수직,수평 동기신호 및 픽셀클럭을 분리하고, 그 분리된 픽셀클럭의 주기동안 샘플링한 아날로그 비디오신호를 양자화하여 출력하는 비디오 디지타이저와, 상기 비디오 디지타이저에서 얻어진 수직 동기신호 및 화상입력 제어수단으로부터 출력된 화상입력 시작신호에 따라 행계수 가능신호를 발생하는 화상입력 사이클 발생수단과, 상기 화상입력 사이클 발생수단 및 비디오 디지타이저에서 각각 출력된 행계수 가능신호 및 수평 동기신호를 입력받고 화상 입력 제어수단으로부터 출력된 행시작 초기값에 따라 열계수 가능신호 및 수직좌표값을 발생하는 수직좌표 발생수단과, 상기 수직좌표 발생수단 및 비디오 디지타이저로부터 각각 출력된 열계수 가능신호 및 픽셀클럭을 입력받고 화상입력 제어수단으로부터 출력된 열시작 초기값에 따라 수평좌표값을 발생하는 수평좌표 발생수단과, 상기 수직,수평좌표 발생수단에서 각각 얻어진 수직,수평좌표값에 따라 메모리 제어신호를 발생하여 화상입력을 제어하는 화상입력 제어수단과, 상기 화상입력 제어수단에서 출력된 제어신호에 따라 상기 비디오 디지타이저로부터 얻어진 양자화 된 비디오 데이타를 저장하는 비디오 메모리수단으로 이루어짐을 특징으로 한 화상입력 장치.A video digitizer which separates the vertical and horizontal sync signals and the pixel clock from the input analog video signal, and quantizes and outputs the analog video signal sampled during the period of the separated pixel clock, and the vertical sync signal and the image obtained by the video digitizer. An image input cycle generating means for generating a row count enable signal in accordance with an image input start signal output from an input control means, and a row count enable signal and a horizontal synchronizing signal output from the image input cycle generator means and a video digitizer, respectively, A vertical coordinate generating means for generating a column coefficient enable signal and a vertical coordinate value according to the row start initial value output from the image input control means, and a column coefficient enable signal and a pixel clock output from the vertical coordinate generating means and the video digitizer, respectively. Input to the image input control means An image for controlling image input by generating a memory control signal according to the horizontal coordinate generating means for generating a horizontal coordinate value according to the initial column start value outputted from the data and the vertical and horizontal coordinate values obtained by the vertical and horizontal coordinate generating means, respectively. And video memory means for storing quantized video data obtained from the video digitizer in accordance with an input control means and a control signal output from the image input control means. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR93017626A 1993-09-03 1993-09-03 Input apparatus KR960009832B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR93017626A KR960009832B1 (en) 1993-09-03 1993-09-03 Input apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR93017626A KR960009832B1 (en) 1993-09-03 1993-09-03 Input apparatus

Publications (2)

Publication Number Publication Date
KR950010504A true KR950010504A (en) 1995-04-28
KR960009832B1 KR960009832B1 (en) 1996-07-24

Family

ID=19362830

Family Applications (1)

Application Number Title Priority Date Filing Date
KR93017626A KR960009832B1 (en) 1993-09-03 1993-09-03 Input apparatus

Country Status (1)

Country Link
KR (1) KR960009832B1 (en)

Also Published As

Publication number Publication date
KR960009832B1 (en) 1996-07-24

Similar Documents

Publication Publication Date Title
KR960011945A (en) Digital processing equipment
KR960043761A (en) Method for synchronizing multiple data sources for display on a video monitor in a multimedia display system and data processing system
KR880014478A (en) Computer video demultiplexer
KR970023247A (en) Video signal processing device
KR950010504A (en) Image input device
KR920015857A (en) Video signal recording device of electronic camera
JPH02228888A (en) Video memory unit
KR910009064A (en) Mosaic effect generator
KR900002327A (en) Field memory device for processing color television signals comprising two different modulated color signals transmitted alternately every one horizontal period
JP2537250B2 (en) Information signal processor
KR920014287A (en) Control Function Synchronization Method and Device
KR950001452A (en) Monitor input signal controller
KR850005112A (en) Video display control device
KR900002628B1 (en) Real-time image processor with look-up table
SU551671A1 (en) Device for displaying information
JP2610182B2 (en) Video scanning frequency converter
JP3067133B2 (en) Display device
KR970003177A (en) Video processing unit
JPS56154887A (en) Sampling circuit for video signal
KR890016457A (en) Mosaic screen processing circuit and method using line memory
KR950005022A (en) Blanking level adjusting method and device
KR910010286A (en) Video display adapter
KR970022682A (en) Computer and TV, video signal interface device
KR880003522A (en) Korean text decoding device of teletext
KR930018952A (en) Control signal generation method of video signal processing device

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee