KR950010421A - Error recovery device for module communication of double ring structure - Google Patents

Error recovery device for module communication of double ring structure Download PDF

Info

Publication number
KR950010421A
KR950010421A KR1019930019080A KR930019080A KR950010421A KR 950010421 A KR950010421 A KR 950010421A KR 1019930019080 A KR1019930019080 A KR 1019930019080A KR 930019080 A KR930019080 A KR 930019080A KR 950010421 A KR950010421 A KR 950010421A
Authority
KR
South Korea
Prior art keywords
signal
receiving
data
loopback
module
Prior art date
Application number
KR1019930019080A
Other languages
Korean (ko)
Other versions
KR960001049B1 (en
Inventor
박찬
김종원
백정훈
최준균
Original Assignee
양승택
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소 filed Critical 양승택
Priority to KR1019930019080A priority Critical patent/KR960001049B1/en
Publication of KR950010421A publication Critical patent/KR950010421A/en
Application granted granted Critical
Publication of KR960001049B1 publication Critical patent/KR960001049B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42—Loop networks
    • H04L12/437—Ring fault isolation or reconfiguration
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0047—Decoding adapted to other signal detection operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation
    • H04L1/242—Testing correct operation by comparing a transmitted test signal with a locally generated replica
    • H04L1/243—Testing correct operation by comparing a transmitted test signal with a locally generated replica at the transmitter, using a loop-back

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)

Abstract

본 발명은 국제 표준 기구인 CCITT에서 권고한 광대역종합전보통신망의 사용자-망 인터페이스 규격에 준하는 이중링 구조의 모듈통신을 위한 오류복구장치에 관한 것으로, 모듈내의 루프 백 경로와 전송매체에 의한 물리적 경로로 부터의 데이타를 다중화하는 다중화수단(1), 상기 다중화 수단(1)으로부터의 다중화된 데이타 정보를 저장하고 오류 복구신호를 입력받아 출력데이타를 출력하는 버퍼(4), 인접모듈 상태신호와 반향링 상태신호 및 송신신호를 입력받고 상기 버퍼(4)의 출력신호를 입력받으며 외부로부터의 전송클럭을 인가하여 오류 발생을 감지한 후 상기 다중화 수단(1)으로 루프백신호를 출력하고 외부로 우회신호를 출력하여 복구를 수행하는 오류복구 수단(2), 모듈 식별 번호를 입력받고 시스템 클럭 및 루프백 데이타를 입력받아 전송하는 데이타중 개비지를 식별하여 소거하기 위한 개비지 소거수단(3), 및 상기 개비지 소거수단(3)에 연결되어 개비지 소거된 전송신호를 입력받아 상기 다중화 수단(1)으로 태킹 데이타를 출력하는 루프백 모듈 식별 번호 태깅수단(5)을 구비하는 것을 특징으로 한다.The present invention relates to an error recovery apparatus for module communication of a dual ring structure conforming to the user-network interface specification of the broadband integrated telecom network recommended by CCITT, which is an international standard organization. The loop back path in the module and the physical path by the transmission medium A multiplexing means (1) for multiplexing the data from the buffer, a buffer (4) for storing the multiplexed data information from the multiplexing means (1), receiving an error recovery signal, and outputting the output data, and echoing a status signal of adjacent modules. After receiving a ring state signal and a transmission signal, receiving an output signal of the buffer 4, applying a transmission clock from the outside to detect an error occurrence, outputting a loopback signal to the multiplexing means 1, and then bypassing the signal to the outside. Error recovery means (2) for performing recovery by inputting the module, receiving the module identification number, receiving the system clock and loopback data, and transmitting it. Outputs tagging data to the multiplexing means (1) by inputting the garbage elimination means (3) for identifying and erasing garbage among the data, and a transmission signal that is connected to the garbage elimination means (3); It characterized in that it comprises a loopback module identification number tagging means (5).

Description

이중량 구조의 모듈통신을 위한 오류복구장치Error recovery device for module communication with double weight structure

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 이중링 구조하의 모듈통신을 위한 오류복구 장치의 개략적인 블럭도.1 is a schematic block diagram of an error recovery apparatus for module communication under a double ring structure of the present invention.

제2도는 본 발명에 의한 오류복구회로의 일실시예시도.2 is a view showing an embodiment of an error recovery circuit according to the present invention.

제3도는 본 발명에 의한 이중링 구조하의 오류복구에 의한 모듈 연결 구성도.Figure 3 is a module connection configuration by the error recovery under the double ring structure according to the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 다중회로 2 : 오류 복구회로1: multiple circuit 2: error recovery circuit

3 : 개비지 소거회로 4 : 버퍼3: garbage elimination circuit 4 buffer

5 : 루프백 모듈식별 번호 태킹 회로 6 : 더코더5: loopback module identification number tagging circuit 6: the coder

7 : 셀 경계 제어회로7: cell boundary control circuit

Claims (2)

모틀내의 루프 백 경로와 전송매체에 의한 물리적 경로로 부터의 데이타를 다중화하는 다중화수단(1), 상기 다중화 수단(1)으로 부터의 다중화된 데이타 정보를 저장하고 오류 복구신호를 입력받아 출력데이타를 추력하는 버퍼(4), 인접모듈 상태신호와 반향링 상태신호 및 송신신호를 입력받고 상기 버퍼(4)의 출력신호를 입력받으며 외부로 부터의-전송클럭을 인가하여 오류 발생을 감지한 후 상기 다중화 수단(1)으로 루프백신호를 출력하고 외수로 우회신호를 출력하여 복구를 수행하는 오류 복구 수단(2), 모듈 식별 번호를 입력받고 시스템 클럭 및 루프백 데이타를 입력받아 전송한는 데이타중 개비지를 식별하여 소거하기 위한 개비지 소거수단(3), 및 상기 개비지 소거수단(3)에 연결되어 개비지 소거된 전송신호를 입력받아 상기 다중화 수단(1)으로 태깅 데이타를 출력하는 루프백 모듈 식별 번호 태깅수단(5)을 구비하는 것을 특징으로 하는 이 중링 구조의 모듈통신을 인한 오류복구장치.Multiplexing means (1) for multiplexing data from the physical path by the loop back path and the transmission medium in the module, and storing the multiplexed data information from the multiplexing means (1) and receiving the error recovery signal and outputting the output data. After receiving the thrust buffer 4, the adjacent module status signal, the echo ring status signal, and the transmission signal, the output signal of the buffer 4 is input, and an external transmission clock is applied to detect an error occurrence. Error recovery means (2) for outputting the loopback signal to the multiplexing means (1) and outputting the bypass signal to the external channel to perform recovery, identifying the garbage among the data received by receiving the module identification number and receiving the system clock and loopback data. And a plurality of garbage eliminating means (3) for erasing and receiving the transmission signal connected to the garbage eliminating means (3) to the multiplexing means (1). And a loopback module identification number tagging means (5) for outputting tagging data. 제1항에 있어서, 상기 오류 복구수단(2)은 ; 인접모듈 상태신호와 반향링 상태신호를 입력받아 발생된 오류종류 식별하기 위한 디코더(6), 상기 디코더(6)의 출력값을 입력하고 외부로 부터의 전송클럭을 입력받아 루프백 신호와 입력신호 및 우회신호를 포함하는 복구 신호를 발생하는 셀 경제 제어수단(7)을 구비하고 있는 것을 특징으로 하는 이중링 구조의 모듈통신을 위한 오류복구장치.The method of claim 1, wherein the error recovery means (2) comprises; Decoder 6 for identifying the type of error generated by receiving the adjacent module status signal and the echo ring status signal, inputs the output value of the decoder 6 and receives the transmission clock from the outside, and receives the loopback signal, the input signal, and the detour. And a cell economic control means (7) for generating a recovery signal comprising the signal. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930019080A 1993-09-20 1993-09-20 Error recovery unit for module communication of dual ring KR960001049B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930019080A KR960001049B1 (en) 1993-09-20 1993-09-20 Error recovery unit for module communication of dual ring

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930019080A KR960001049B1 (en) 1993-09-20 1993-09-20 Error recovery unit for module communication of dual ring

Publications (2)

Publication Number Publication Date
KR950010421A true KR950010421A (en) 1995-04-28
KR960001049B1 KR960001049B1 (en) 1996-01-17

Family

ID=19364059

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930019080A KR960001049B1 (en) 1993-09-20 1993-09-20 Error recovery unit for module communication of dual ring

Country Status (1)

Country Link
KR (1) KR960001049B1 (en)

Also Published As

Publication number Publication date
KR960001049B1 (en) 1996-01-17

Similar Documents

Publication Publication Date Title
US4996695A (en) Arrangement for accessing and testing telecommunication circuits
KR850700204A (en) Data communication interface and its operation method
KR870002705A (en) Time-sharing exchanger
EP0053212B1 (en) Multichannel modem and its utilization in a process and system for testing a communication network with several levels
GB2141606A (en) Switching system loopback test circuit
KR920003264B1 (en) Parity checking arrangement
KR950010421A (en) Error recovery device for module communication of double ring structure
US5467340A (en) Time division switch
KR960705423A (en) A SIGNAL RECEIVING AND A SIGNAL TRANSMITTING UNIT
US5481215A (en) Coherent multiplexer controller
EP0227732B1 (en) Arrangement for establishing wide band connection in a switching network
US5386416A (en) Repeater having a bypass circuit for passing time division multiplex signals along even though some time slots are not reinjected
SE461432B (en) TIME MULTIPLEX COUPLING SYSTEM WITH EQUIPMENT FOR TESTING AVAILABLE TIME LOCK ROAD
KR950010439A (en) Module communication receiver with double ring structure
NO985391L (en) Device and method related to telecommunications
KR950002869Y1 (en) Bit rate conversion system in high way lines
JP3160694B2 (en) Error detection method
SU1107320A1 (en) Device for matching information flows
SU1374240A1 (en) Device for solving travelling salesmanъs problem
KR940017452A (en) ATM Cell Link Path Controller
KR960705427A (en) SIGNAL PROCESSING UNIT
KR950022438A (en) Asynchronous transfer mode physical layer transmission processing apparatus and method
KR890009144A (en) Envelop Digit Generation Method
KR940012940A (en) Error correction and error type identification device of asynchronous transmission mode cell header
JPH02119335A (en) Interface circuit

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19981223

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee