KR950004799A - Synchronous multiplexer - Google Patents

Synchronous multiplexer Download PDF

Info

Publication number
KR950004799A
KR950004799A KR1019930013965A KR930013965A KR950004799A KR 950004799 A KR950004799 A KR 950004799A KR 1019930013965 A KR1019930013965 A KR 1019930013965A KR 930013965 A KR930013965 A KR 930013965A KR 950004799 A KR950004799 A KR 950004799A
Authority
KR
South Korea
Prior art keywords
signal
signal processing
signals
synchronous
processing means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930013965A
Other languages
Korean (ko)
Other versions
KR950015086B1 (en
Inventor
김재근
고제수
김홍주
이창기
김호건
진성언
이호재
Original Assignee
양승택
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소 filed Critical 양승택
Priority to KR1019930013965A priority Critical patent/KR950015086B1/en
Publication of KR950004799A publication Critical patent/KR950004799A/en
Application granted granted Critical
Publication of KR950015086B1 publication Critical patent/KR950015086B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J14/00—Optical multiplex systems
    • H04J14/02—Wavelength-division multiplex systems
    • H04J14/0227—Operation, administration, maintenance or provisioning [OAMP] of WDM networks, e.g. media access, routing or wavelength allocation
    • H04J14/0254—Optical medium access
    • H04J14/0261—Optical medium access at the optical multiplex section layer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J14/00—Optical multiplex systems
    • H04J14/02—Wavelength-division multiplex systems
    • H04J14/0227—Operation, administration, maintenance or provisioning [OAMP] of WDM networks, e.g. media access, routing or wavelength allocation
    • H04J14/0254—Optical medium access
    • H04J14/0272—Transmission of OAMP information
    • H04J14/0273—Transmission of OAMP information using optical overhead, e.g. overhead processing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

본 발명은 비동기식 디지틀 계위 신호인 1.544Mb/s(DSIN), 2.048Mb/s(DSIE), 44.736Mb/s(DS3)신호를 인터페이스하여 동기식 컨테이너 신호 형태 사상 및 다중화한 후 동기식 디지틀 계위(SDH)신호인 STM-N(155.5Mb/s×N,N=1,4,16)신호로 변환하여 광전송하며, STM-N 광신호를 수신하여 역다중화 및 역사상 과정을 거쳐 DSIN,DSIE,DS3 신호를 변환하여 디지틀 전송을 하는 동기식 다중 전송장치에 관한 것으로, 기존의 비동기식 다중화 장비를 대치할 수 있을 뿐만 아니라 향후 전송용량의 확장시에도 용이하게 대응할 수 있어 효율적이며 경제적인 전송시스템을 구성할 수 있는 효과가 있다.According to the present invention, the synchronous digital signal level (SDH) after synchronous container signal shape mapping and multiplexing by interfacing 1.544 Mb / s (DSIN), 2.048 Mb / s (DSIE), and 44.736 Mb / s (DS3) signals, which are asynchronous digital level signals It converts the signal into STM-N (155.5Mb / s × N, N = 1,4,16) signal and transmits the optical signal.It receives the STM-N optical signal and processes DSIN, DSIE, DS3 signal through demultiplexing and history process. The present invention relates to a synchronous multi-transmitter that converts and transmits digital transmissions. It can replace existing asynchronous multiplexing equipment and can easily cope with future transmission capacity expansion to form an efficient and economical transmission system. There is.

Description

동기식 다중 전송장치Synchronous multiplexer

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명을 설명하기 위한 점대점 망 구성도, 제2도는 본 발명에 따른 SDH 적용 동기식 다중 전송장치의 전체 블럭 구성도.1 is a block diagram of a point-to-point network for explaining the present invention, and FIG. 2 is an entire block diagram of an SDH-applied synchronous multi-transmitter according to the present invention.

Claims (5)

광선로로부터 STM-N 광신호를 수신하여 광/전 변환, 클럭 및 신호 재생, 디스크램블잉, 리프레이밍, 역다중화, SOH 추출 및 처리하며 AUG 신호를 접속하여 구간오버헤드(SOH : Section Over Head)를 생성하고 STM-N 프레이밍,다중화, 스크램블링, 광송신기능을 수행하고, 이중화되어 SOH를 이용하여 양방향 1+1 자동보호절체(APS) 방식을 수행하는 제1, 제2망노드인터페이스수단(1,4), 외부 DS1 선로와 연결되어 DS1E 신호/DS1N 신호를 수용하며 신호사상 및 다중화/역다중화 및 역사상하여 외부 DS3 선로로 전송하는 종속신호처리수단(6), 상기 종속신호처리수단(6)에 연결되어 사상 및다중화하고 상기 제1, 제2망노드인터페이스수단(1,4)으로부터 1개의 AUG 신호를 입력하여 역다중화 및 역사상하여 DS3 신호처리부/저속다중부와 접속하고, AU 포인터 처리 생성, VC32 신호 생성처리 및 VC32 POH 생성처리, 모듈절체하고, 이중화되어 1+1 절체방식을 수행하는 제1, 제2고속다중수단(2,3), 시스템에 필요한 클럭 및 타이밍을 발생 공급하고, 시스팀클럭 동기원으로서 외부동기타이밍 STM-1 신호 또는 종속신호로부터의 추출타이밍을 이용하며, 내부에 자체 발진기에 의한 자주발진도 가능하고, 이중화로 구성된 운용부와 예비부로 1+1 절체방식을 수행하는 시스템타이밍 발생수단(5), 3개의프로세서들로 구성되어, 각각 제1, 제2망노드 인터페이스수단(1,4)과 시스템타이밍방생수단(5)의 제어 및 감시를 포함한시스팀 전체에 대한 제어 및 감시를 담당하는 프로세서와 외부 유지보수(OAM)망과의 데이타통신 가능 처리를 위한 프로세서와, 종속신호처리부와 고속다중주의 제어 및 감시를 담당하는 CPU를 내장하고 있으며, 프로세서간 통신은 DPRAM을 이용한 폴링 방식을 이용하고, 운용자를 위한 맨머신 인터페이스를 제공하는 시스템 제어수단(7)을 구비하는 것을 특징으로하는 동기식 다중전송장치.Receives STM-N optical signals from optical paths, converts photo / pre, clocks and signals, descrambles, re-ramps, demultiplexes, extracts and processes SOH, and connects AUG signals to connect section overheads (SOH). The first and second network node interface means (1) for performing STM-N framing, multiplexing, scrambling, and optical transmission, and performing duplexing to perform bidirectional 1 + 1 automatic protection switching (APS) using SOH. 4) slave signal processing means (6) connected to an external DS1 line for receiving a DS1E signal / DS1N signal and transmitting the signal to the external DS3 line in signal thought, multiplexing / demultiplexing and history; Connected and connected to the DS3 signal processor / slow multiplexer by demultiplexing and history by inputting one AUG signal from the first and second network node interface means (1,4). VC32 signal generation and VC32 POH generation process, the first and second high-speed multiple means (2,3) for module switching and duplication to perform 1 + 1 switching method, generating and supplying the clock and timing required for the system, System timing generating means that uses extraction timing from synchronous timing STM-1 signal or dependent signal, and can also generate self-oscillation by self-oscillator, and performs 1 + 1 switching method with redundant operation part and spare part. 5) It is composed of three processors, each of which is in charge of control and monitoring of the entire system, including control and monitoring of the first and second network node interface means 1 and 4 and the system timing protection means 5, respectively. It is equipped with a processor for processing data communication between the processor and external maintenance (OAM) network, and a CPU for controlling and monitoring the slave signal processing unit and high-speed multi-end. The inter-processor communication uses DPRAM. Using the polling method, a synchronous multiplex transmission apparatus comprising a system control means (7) to provide a man-machine interface for the operator. 제1항에 있어서, 상기 종속신호처리수단(6)은 ; 양방향 DS1 신호를 최대 28개 수용하여 저속다중회로 및모듈절체를 수행하는 저속모듈절체수단(25), 12개의 DS1E 신호 용량 혹은 16개의 DS1N 신호용량을 가지고, DS1E 신호를수용하여 신호사상 및 다중화하고, 상기 제1, 제2고속다중수단(2,3)으로부터 4개의 TUG21 신호를 역다중화 및 역사상하고, DS1N과 DS1E 신호들을 VC1에 사상, 경로오버헤드(POH)의 생성 처리, VC1 신호생성종단, TU 포인터 생성 처리 기능을 수행하는 제1 내지 제3저속 다중수단(22,23,24)을 구비하여, 상기 제1 내지 제3저속다중수단(22 내지 24)의 회로 및 모듈절체를 수행하는 DS1 신호처리수단(21)을 구비하고 있는 것을 특징으로 하는 동기식 다중전송 장치.2. The slave signal processing means according to claim 1, further comprising: It has low-speed module switching means 25 for accommodating up to 28 bidirectional DS1 signals and performs low-speed multiple circuits and module switching, and has 12 DS1E signal capacities or 16 DS1N signal capacities. Demultiplexing and inverting four TUG21 signals from the first and second fast multiplexing means (2,3), mapping DS1N and DS1E signals to VC1, generating a path overhead (POH), and terminating VC1 signal generation And first to third low speed multiple means 22, 23, and 24 for performing a TU pointer generation processing function, and perform circuit and module switching of the first to third low speed multiple means 22 to 24. And a DS1 signal processing means (21). 제1항에 있어서, 상기 종속신호처리수단(6)은 ; 1개의 양극성 DS3 신호를 접속하여 C32 신호로 사상하고상기 제1, 제2고속다중수단(2,3)으로부터 1개의 신호를 받아 양극성 DS3 신호로 역사상하는 제1, 제2신호사상수단(32,33), DS3C 선로로 DS3 신호를 분배하는 DS3 신호분배수단(34)을 구비하는 DS3 신호처리수단(31)을 구비하고 있는 것을 특징으로 하는 동기식 다중전송 장치.2. The slave signal processing means according to claim 1, further comprising: The first and second signal mapping means 32 which connect one bipolar DS3 signal and map it into a C32 signal and receive one signal from the first and second high-speed multiple means 2 and 3 and invert it into a bipolar DS3 signal. 33. A synchronous multiplexing device, comprising: DS3 signal processing means (31) comprising DS3 signal distribution means (34) for distributing DS3 signals over a DS3C line. 제1항에 있어서, 상기 종속신호처리수단(6)은 ; DS1 신호처리수단(21)과 DS3 신호처리수단(31)을 1개 : 2개/2개 : 1개로 구비하는 것을 특징으로 하는 동기식 다중전송 장치.2. The slave signal processing means according to claim 1, further comprising: A synchronous multiplexing device characterized by comprising one DS2 signal processing means (21) and one DS2 signal processing means (31). 제2항에 있어서, 상기 DS1 신호처리수단(21)은, DS1N 다중수단과 DS1E 다중수단을 1개 : 2개/2개 : 1개로구비하는 것을 특징으로 하는 동기식 다중전송 장치.3. The synchronous multi-transmitting apparatus according to claim 2, wherein the DS1 signal processing means (21) comprises one DS2N multiple means and one DS / 2 N multiple means. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930013965A 1993-07-22 1993-07-22 Synchronous multiple transmission unit Expired - Fee Related KR950015086B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930013965A KR950015086B1 (en) 1993-07-22 1993-07-22 Synchronous multiple transmission unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930013965A KR950015086B1 (en) 1993-07-22 1993-07-22 Synchronous multiple transmission unit

Publications (2)

Publication Number Publication Date
KR950004799A true KR950004799A (en) 1995-02-18
KR950015086B1 KR950015086B1 (en) 1995-12-21

Family

ID=19359854

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930013965A Expired - Fee Related KR950015086B1 (en) 1993-07-22 1993-07-22 Synchronous multiple transmission unit

Country Status (1)

Country Link
KR (1) KR950015086B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100448711B1 (en) * 2001-11-30 2004-09-13 삼성전자주식회사 Optical link aggregation device, and SDH transfer system including the device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100448711B1 (en) * 2001-11-30 2004-09-13 삼성전자주식회사 Optical link aggregation device, and SDH transfer system including the device

Also Published As

Publication number Publication date
KR950015086B1 (en) 1995-12-21

Similar Documents

Publication Publication Date Title
JP3293743B2 (en) Time-division signal switching system
EP0813319B1 (en) High-speed synchronous multiplexing apparatus
US5570344A (en) Synchronous digital hierarchy transmission device and method for exchanging synchronous digital hierarchy transmission device units
KR950004799A (en) Synchronous multiplexer
US20010007564A1 (en) Add/drop cross connection apparatus for synchronous digital hierarchy
CN101741681A (en) Node device
KR100204042B1 (en) High speed network data connection system for interconnection of remote lan
JPH06268624A (en) Synchronization establishment check method
US7542484B2 (en) Managing payload specific latencies in a cross-connect system
KR100256691B1 (en) Optical transmission device that accepts any combination of dependent signals
JP3202286B2 (en) Transmission line switching system in SDH optical transmission system
US7924706B1 (en) Method and apparatus for controlling the operation of a flexible cross-connect system
KR100332414B1 (en) Apparatus for virtual container mapper in synchronous digital hierarchy
KR0171765B1 (en) Board Switching Method of Low Speed Multiplexer in Synchronous Transmission System
EP0638223B1 (en) A method and a cross-connection architecture for error-free change-over of a cross-connection matrix
KR0179505B1 (en) Frame Aligner for TUI Signals for Slow Switching
KR950004798A (en) Synchronous Branch / Coupling / Multiple Transmission Devices
KR0171764B1 (en) Circuit switching method of lsmb
KR100332409B1 (en) Apparatus for switching by virtual container upon SDH
KR100464499B1 (en) Apparatus for data communication channel in optical transmission equipment
KR100237475B1 (en) An apparatus for requesting to switch a remote aumux unit in synchronous transmission system
JP3492558B2 (en) Ring network system
KR930004097B1 (en) 64 Kbps data multiplexer
KR100216515B1 (en) TU Switching Matching Device for TU11 / TU12 Hybrid Line Distribution and Its Signal Configuration Method
US7313151B2 (en) Extendible asynchronous and synchronous interface bus for broadband access

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19930722

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19930722

Comment text: Request for Examination of Application

N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 19941013

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19951128

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19960306

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19960515

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19960515

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19980929

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19991001

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20001130

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20011130

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20021129

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20031128

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20041201

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20051130

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20061201

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20071115

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20081209

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20091208

Start annual number: 15

End annual number: 15

FPAY Annual fee payment

Payment date: 20101207

Year of fee payment: 16

PR1001 Payment of annual fee

Payment date: 20101207

Start annual number: 16

End annual number: 16

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20121109