KR940027506A - Image segmentation circuit using two cameras - Google Patents

Image segmentation circuit using two cameras Download PDF

Info

Publication number
KR940027506A
KR940027506A KR1019930008324A KR930008324A KR940027506A KR 940027506 A KR940027506 A KR 940027506A KR 1019930008324 A KR1019930008324 A KR 1019930008324A KR 930008324 A KR930008324 A KR 930008324A KR 940027506 A KR940027506 A KR 940027506A
Authority
KR
South Korea
Prior art keywords
camera
unit
video output
switching
output
Prior art date
Application number
KR1019930008324A
Other languages
Korean (ko)
Other versions
KR970004186B1 (en
Inventor
김우종
Original Assignee
김우종
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김우종 filed Critical 김우종
Priority to KR1019930008324A priority Critical patent/KR970004186B1/en
Publication of KR940027506A publication Critical patent/KR940027506A/en
Application granted granted Critical
Publication of KR970004186B1 publication Critical patent/KR970004186B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/06—Generation of synchronising signals
    • H04N5/067—Arrangements or circuits at the transmitter end
    • H04N5/073—Arrangements or circuits at the transmitter end for mutually locking plural sources of synchronising signals, e.g. studios or relay stations
    • H04N5/0733—Arrangements or circuits at the transmitter end for mutually locking plural sources of synchronising signals, e.g. studios or relay stations for distributing synchronisation pulses to different TV cameras
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Closed-Circuit Television Systems (AREA)
  • Studio Circuits (AREA)

Abstract

본 발명은 2대의 카메라를 사용한 영상 분할회로로서, 제1카메라와, 제1카메라의 비디오 출력에 매칭되는 제2카메라로 이루어지는 카메라부와 ; 카메라부의 각 비디오 출력을 반복 스위칭하여 복합비디오 출력을 제공하는 스위칭부와 ; 제1카메라 출력에 따라 펄스형태로 동기신호를 분리해내는 동기분리부와 ; 동기 분리부에 의한 펄스폭을 조정하고 제1 및 제2 카메라 출력을 선택하는 상기 스위칭부에 스위칭인에이블신호를 제공하는 펄스발생부로 구성되어 기존의 카메라에 따라 외부동기가 가능한 카메라를 사용하여 각 비디오 출력을 스위치부에 제공하고, 기존의 카메라에 의한 비디오 출력으로부터 동기신호를 검출하고 이의 펄스폭을 조정하여 스위칭부의 인에이블신호로 제공하여, 스위칭부에서 제1카메라와 제2카메라의 비디오출력을 주기적으로 스위칭시켜 단일모니터상에 2개의 화면이 분할되도록 하며, 동일동기신호에 의해 화상이 표현되므로 해상도에 영향이 없고 구성이 간단하며 컴팩트하게 제작가능하다.The present invention provides an image segmentation circuit using two cameras, comprising: a camera unit comprising a first camera and a second camera matching the video output of the first camera; A switching unit providing a composite video output by repeatedly switching each video output of the camera unit; A synchronization separator for separating the synchronization signal in a pulse form according to the first camera output; A pulse generator which adjusts the pulse width by the synchronous separation unit and provides a switching enable signal to the switching unit that selects the first and second camera outputs. Provides a video output to the switch unit, detects a synchronous signal from the video output by the existing camera and adjusts the pulse width thereof to provide the enable signal of the switching unit, the switching unit video output of the first camera and the second camera By periodically switching, two screens are divided on a single monitor, and the image is represented by the same synchronous signal, so the resolution is not affected and the configuration is simple and compact.

Description

2대의 카메라를 사용한 영상 분할회로Image segmentation circuit using two cameras

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 회로도. 제2도의 (가)는 본 발명의 동기신호부 출력파형도. (나)는 본 발명의 펄스폭조정부 파형도.1 is a circuit diagram of the present invention. Figure 2 (a) is the output waveform diagram of the synchronization signal unit of the present invention. (B) is a waveform diagram of the pulse width adjustment unit of the present invention.

Claims (2)

카메라를 사용하여 모니터에 화면을 나타내게하는 회로를 구성함에 있어서, 제1카메라(11)와, 제1카메라(11)의 비디오 출력을 매칭시켜 제공받는 제2카메라(12)로 이루어지는 카메라부(10)와, 카메라부(10)의 각 출력을 반복스위칭하여 복합비디오출력을 모니터(50)에 분할시키는 스위칭부(20)와; 제1카메라(11)출력에 따라 펄스형태로 동기신호를 분리해내는 동기분리부(30)와; 동기분리부(30)에 의한 펄스폭을 조정하고 제1 및 제2카메라(11,12)출력을 선택하는 상기 스위칭부(20)에 스위칭 인에이블신호를 제공하는 펄스폭 조정부(40)로 구성되어 모니터의 화면을 분할시킴을 특징으로 하는 2대의 카메라를 사용한 영상 분할회로.In configuring a circuit for displaying a screen on a monitor using a camera, the camera unit 10 includes a first camera 11 and a second camera 12 that is provided by matching a video output of the first camera 11. And a switching unit 20 which repeatedly switches each output of the camera unit 10 to divide the composite video output into the monitor 50; A synchronization separator 30 for separating the synchronization signal in the form of a pulse according to the output of the first camera 11; The pulse width adjusting unit 40 adjusts the pulse width by the synchronization separating unit 30 and provides a switching enable signal to the switching unit 20 that selects outputs of the first and second cameras 11 and 12. And splitting the screen of the monitor. 제1항에 있어서, 제1카메라(11)의 비디오출력매칭은 매칭부(13)를 통해 제2카메라(12)의 외부동기신호 입력단에 제공되도록 이루어지며, 매칭부(13)는 저항(R3∼R5)에 의해 바이어스되는 트랜지스터(Q1)와, 매칭부(13)입출력부를 커플링하는 커플링 콘덴서(C5,C6)로 구성됨을 특징으로 하는 2대의 카메라를 사용한 영상 분할회로.The video output matching of the first camera 11 is made to be provided to the external synchronization signal input terminal of the second camera 12 through the matching unit 13, the matching unit 13 is a resistor (R3). And a transistor (Q1) biased by ˜R5, and coupling capacitors (C5, C6) for coupling the matching section (13) to the input / output section. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019930008324A 1993-05-15 1993-05-15 Video splitting circuit for 2-camera KR970004186B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930008324A KR970004186B1 (en) 1993-05-15 1993-05-15 Video splitting circuit for 2-camera

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930008324A KR970004186B1 (en) 1993-05-15 1993-05-15 Video splitting circuit for 2-camera

Publications (2)

Publication Number Publication Date
KR940027506A true KR940027506A (en) 1994-12-10
KR970004186B1 KR970004186B1 (en) 1997-03-25

Family

ID=19355427

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930008324A KR970004186B1 (en) 1993-05-15 1993-05-15 Video splitting circuit for 2-camera

Country Status (1)

Country Link
KR (1) KR970004186B1 (en)

Also Published As

Publication number Publication date
KR970004186B1 (en) 1997-03-25

Similar Documents

Publication Publication Date Title
KR960020365A (en) Line-lock device of the video camera
KR890004560A (en) TV signal processing system
KR940027506A (en) Image segmentation circuit using two cameras
KR910019461A (en) Color tv receiver
KR900004167A (en) Blanking circuit of TV receiver
KR940008441A (en) Multi-input television receiver with coupling clamp and synchronous separator
JPH0510463Y2 (en)
KR910006093Y1 (en) Picture in picture signal processing circuit
KR890012483A (en) Video display device
KR890004764Y1 (en) Video switching circuit
KR910009000Y1 (en) Stable synchronous signal separating detective circuit
KR100197381B1 (en) Apparatus for muting the video digital in pdp in tv
KR930015343A (en) Clamp Circuit
KR940025285A (en) Synchronous signal extension circuit of monitor
KR960012989A (en) Double PIP Display Method
KR950033784A (en) Monitor's Synchronous Signal Generation Circuit
KR920011281A (en) Screen color editing circuit of color TV
KR930013923A (en) Sequential Switcher System with Frame Switching
KR960009683A (en) Video signal receiver
JPH08146930A (en) Character superimposing circuit for word processor
KR970009242A (en) Field separator
JPH01303967A (en) Synchronizing signal separator circuit
KR930015902A (en) Character Generation Circuit of SECAM Type Image Processing Equipment
JPH0426280A (en) Video signal processing circuit
KR900015523A (en) Synchronous Signal Separation Circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020524

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee