KR940023074A - Control circuit for system maintenance and repair in communication device - Google Patents

Control circuit for system maintenance and repair in communication device Download PDF

Info

Publication number
KR940023074A
KR940023074A KR1019930004277A KR930004277A KR940023074A KR 940023074 A KR940023074 A KR 940023074A KR 1019930004277 A KR1019930004277 A KR 1019930004277A KR 930004277 A KR930004277 A KR 930004277A KR 940023074 A KR940023074 A KR 940023074A
Authority
KR
South Korea
Prior art keywords
signal
state
separation
clock
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019930004277A
Other languages
Korean (ko)
Other versions
KR960012308B1 (en
Inventor
최민선
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019930004277A priority Critical patent/KR960012308B1/en
Publication of KR940023074A publication Critical patent/KR940023074A/en
Application granted granted Critical
Publication of KR960012308B1 publication Critical patent/KR960012308B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Hardware Redundancy (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

본 발명은 시스템 유지/보수를 제공하는 통신장치에 관한 것으로, 특히 동작상태의 고장난 시스템으로부터 대기상태에 있는 다른 시스템을 동작상태로 절체하는 상태에서 시스템의 동작을 지속적으로 출력토록하는 제어회로에 관한 것이다.The present invention relates to a communication device for providing system maintenance and, more particularly, to a control circuit for continuously outputting the operation of the system in the state of switching from the failed system in the operating state to another system in the standby state. will be.

제1클럭유니트와 제2클럭유니트에 위치하고 상기 제1,2클럭유니트의 분리/결합(실장/탈장)상태를 시스템프로세서의 인터럽트발생부와 상태편 클럭유니트에 분리/결합(실장/탈장)신호를 제공하는 슬롯체크부와, 슬롯체크부에서 출력되는 분리(탈장)신호에 응답하여 제1클럭유니트와 제2클럭유니트로 작동신호 또는 대기신호를 재결정하여 출력되는 시스템프로세서와, 시스템프로세서의 동작상태의 작동신호에 응답하여 각 부에 필요한 각 분주의 클럭을 출력하는 클럭발생부와, 각 시스템의 분리/결합(실장/탈장)에 따른 작동신호에 응답하여 각 모듈에 지속적인 신호처리를 제공하는 클럭제어회로로 구성되어 있다.Separating / combining (mounting / detaching) signals of the first clock unit and the second clock unit and separating / combining (mounting / detaching) states of the first and second clock units into the interrupt generator and the state clock unit of the system processor. And a slot checker for providing a system processor, a system processor outputting the first clock unit and the second clock unit by re-determining an operation signal or a standby signal in response to a separation (separation) signal output from the slot check unit, and an operation of the system processor. The clock generator outputs the clock of each division necessary for each unit in response to the operation signal of the state, and provides continuous signal processing to each module in response to the operation signal according to the separation / combination (mounting / detaching) of each system. It consists of a clock control circuit.

상술한 것과 같이 본 발명은 각 시스템의 분리/결합(실장/탈장)에 따른 시스템의 절체로 클럭의 손실 또는 불안정한 상태의 클럭이 각 모듈에 출력되는 문제점을 해결함으로 연속적인 신호처리를 제공하여 지속적인 시스템의 동작을 수행하는 잇점이 있다.As described above, the present invention provides continuous signal processing by solving a problem in which a clock is lost or an unstable clock is outputted to each module due to system switching due to separation / combination (mounting / dismounting) of each system. There is an advantage to performing the operation of the system.

Description

통신장치에 있어서 시스템 유지 및 보수를 위한 제어회로Control circuit for system maintenance and repair in communication device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 통신장치에 있어서 시스템 유지/보수를 위한 블럭도이고, 제3도는 제2도의 구체적인 회로도이며, 제4도는 제4도(a)와 제4도(b)로 도시되어 있고 제3도중 초기화부(28A,28B)의 출력파형도이다.FIG. 2 is a block diagram for system maintenance and repair in the communication apparatus of the present invention. FIG. 3 is a detailed circuit diagram of FIG. 2, and FIG. 4 is shown in FIGS. 4 (a) and 4 (b). 3 is an output waveform diagram of the initialization units 28A and 28B.

Claims (5)

시스템 유지/보수를 위한 동작 수행을 제공하는 제1시스템과 제2시스템으로 구성되는 통신장치에 있어서, 상기 제1시스템과 제2시스템의 결합과 분리 상태에 따라 결합신호와 분리신호를 유지하는 감시수단과, 상기 제2시스템의 고장으로 분리 보수를 하기위해 상기 제2시스템의 분리를 나타내는 분리신호를 감지하여 작동과 대기 상태의 신호를 재결정하여 제1시스템으로 작동신호를 출력하는 동작결정수단과, 상기 동작결정수단으로부터 출력되는 작동신호와 상기 감시수단의 분리신호를 입력으로 논리제어하여 제2시스템의 분리에 따른 제1시스템의 작동을 수행토록 하여 연속적인 신호처리를 제공하는 신호제어수단으로 구성함을 특징으로 하는 장치.A communication device comprising a first system and a second system for providing an operation for system maintenance, the monitoring device comprising: a monitoring to maintain a combined signal and a separated signal according to a combined and disconnected state of the first system and a second system; Means and an operation determining means for detecting a separation signal indicating separation of the second system to reconstruct and repair the failure of the second system, re-determining an operation and standby signal, and outputting an operation signal to the first system; And a signal control means for providing continuous signal processing by performing operation of the first system according to the separation of the second system by logically controlling the operation signal output from the operation determination means and the separation signal of the monitoring means as input. Device characterized in that the configuration. 제1항에 있어서, 상기 신호제어수단은 상기 동작결정수단으로부터 출력되는 작동신호를 소정시간 유지하고 상기 동작결정수단의 고장으로 분리보수에 따른 대기신호에는 하이임피던스상태를 유지하는 래치회로와, 상기 래치회로로부터 출력되는 신호와 상기 감시수단의 분리신호를 연산하여 제어신호를 출력하는 제어선택회로로 구성함을 특징으로 하는 회로.The latch circuit of claim 1, wherein the signal control means maintains an operation signal output from the operation determination means for a predetermined time and maintains a high impedance state in a standby signal according to the separation and repair due to a failure of the operation determination means. And a control selection circuit for outputting a control signal by calculating a signal output from the latch circuit and a separation signal of the monitoring means. 제1항에 있어서, 상기 감시수단은 상기 제1시스템과 제2시스템에 각각 위치하고 상기 동작결정수단과 상태편의 제1시스템, 제2시스템으로 분리결합상태를 제공하는 회로.2. The circuit according to claim 1, wherein said monitoring means is located in said first system and said second system, respectively, and provides a separate coupling state to said operation determining means and said first system of said state piece, and said second system. 제1항 또는 제3항에 있어서, 상기 동작결정수단은 상기 감시수단의 분리신호를 인식하는 인터럽트발생부를 포함하고, 상기 인터럽트발생부의 출력신호에 의하여 작동신호와 대기신호를 재결정하여 제1시스템과 제2시스템으로 작동신호를 출력하는 시스템프로세서로 구성함을 특징으로 하는 회로.4. The system according to claim 1 or 3, wherein the operation determining means includes an interrupt generator for recognizing a separation signal of the monitoring means, and re-determines the operation signal and the standby signal according to the output signal of the interrupt generator. And a system processor for outputting an operation signal to the second system. 제1항 또는 제2항에 있어서, 제1시스템과 제2시스템에 위치하고 고장수리한 상기 제1시스템 또는 제2시스템의 결합순간에 RC시정수에 의해 소정시간동안 제1상태를 유지하고 상기 소정시간 후 제2상태로 변경되어 출력하는 제1신호와 상기 제어선택회로에서 출력되는 신호를 입력으로 논리연산하여 상기 제1시스템 또는 제2시스템의 결합전 제어신호를 유지하여 출력하는 초기화부를 더 구비함을 특징으로 하는 회로.The method according to claim 1 or 2, wherein the first state and the second system are located in the first system and the second system, and the first state or the second system is maintained at the first state for a predetermined time by a RC time constant at the moment of coupling. And an initializing unit configured to maintain and output a control signal before coupling of the first system or the second system by performing a logical operation on the first signal outputted after the change to the second state and the signal output from the control selection circuit. Circuit characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930004277A 1993-03-19 1993-03-19 Control circuit for system maintenance and repair in communication device Expired - Fee Related KR960012308B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930004277A KR960012308B1 (en) 1993-03-19 1993-03-19 Control circuit for system maintenance and repair in communication device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930004277A KR960012308B1 (en) 1993-03-19 1993-03-19 Control circuit for system maintenance and repair in communication device

Publications (2)

Publication Number Publication Date
KR940023074A true KR940023074A (en) 1994-10-22
KR960012308B1 KR960012308B1 (en) 1996-09-18

Family

ID=19352455

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930004277A Expired - Fee Related KR960012308B1 (en) 1993-03-19 1993-03-19 Control circuit for system maintenance and repair in communication device

Country Status (1)

Country Link
KR (1) KR960012308B1 (en)

Also Published As

Publication number Publication date
KR960012308B1 (en) 1996-09-18

Similar Documents

Publication Publication Date Title
DK0403763T3 (en) Method and system for the compilation of computers or computer networks
KR900018829A (en) Method and apparatus for further providing system characteristics to data processing system and data processing system
SE9802058D0 (en) Treatment system and procedure for such system
KR20050116873A (en) Control circuit for detecting trigger pulse in railway switching element relay
KR940023074A (en) Control circuit for system maintenance and repair in communication device
KR900005727A (en) Protection against loss or transfer of data due to switchover of replication systems
KR0183197B1 (en) An electronic switching system
KR960025007A (en) Redundancy Units for Node Maintenance Buses
SU1381513A1 (en) Device for checking terminals of lsi
JP2956385B2 (en) Bus line monitoring method
KR100305872B1 (en) Redundant device using relative status information
SU1035569A1 (en) Parameter checking device
SU1756892A1 (en) Device for shift register error detection
KR100247008B1 (en) Circuit for controlling switching between duplicated modules
KR950022308A (en) Fault generation / release of the transmission system
RU2015543C1 (en) Unit for majority selection of signals
SU1125628A1 (en) Fault detection device for synchronized digital units
JP2526516B2 (en) Fault monitoring method
JPH04280314A (en) Signal output device
KR940022228A (en) System safety device and method of failure prevention system
KR900002601A (en) Data link matching device of electronic exchange
KR970058083A (en) Control circuit and test method of T-bus monitoring and relay circuit
KR970049290A (en) Multiplexing system
KR970012165A (en) Central processing unit signal status monitoring unit
KR960025023A (en) Multiplexing System

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19930319

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19930319

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19960129

Patent event code: PE09021S01D

G160 Decision to publish patent application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19960826

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19960819

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19961128

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19961213

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19961213

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19990826

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20000828

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20010827

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20020826

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20030822

Start annual number: 8

End annual number: 8

FPAY Annual fee payment

Payment date: 20040823

Year of fee payment: 9

PR1001 Payment of annual fee

Payment date: 20040823

Start annual number: 9

End annual number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee