KR940017261A - Convolutional Coder and Decoding Method - Google Patents

Convolutional Coder and Decoding Method Download PDF

Info

Publication number
KR940017261A
KR940017261A KR1019920025961A KR920025961A KR940017261A KR 940017261 A KR940017261 A KR 940017261A KR 1019920025961 A KR1019920025961 A KR 1019920025961A KR 920025961 A KR920025961 A KR 920025961A KR 940017261 A KR940017261 A KR 940017261A
Authority
KR
South Korea
Prior art keywords
data
delay
decoding
digital signal
input
Prior art date
Application number
KR1019920025961A
Other languages
Korean (ko)
Other versions
KR0144846B1 (en
Inventor
신현수
정제창
Original Assignee
윤종용
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자 주식회사 filed Critical 윤종용
Priority to KR1019920025961A priority Critical patent/KR0144846B1/en
Publication of KR940017261A publication Critical patent/KR940017261A/en
Application granted granted Critical
Publication of KR0144846B1 publication Critical patent/KR0144846B1/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/23Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/47Error detection, forward error correction or error protection, not provided for in groups H03M13/01 - H03M13/37
    • H03M13/51Constant weight codes; n-out-of-m codes; Berger codes

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)

Abstract

본 발명은 디지탈통신기기에 많이 사용되는 콘벌루션부호화기 및 그에 따른 복화방법에 관한 것으로, 종래의 콘벌루션부호화기에 카운터를 추가로 구비하여 입력되는 데이타의 비트수를 복호화깊이만큼 카운트하여 입력데이타를 소정시간 지연하는 지연부의 저장상태를 사전 정해진 값으로 셋팅함으로써, 비터비복호화기에서는 복호화깊이의 시작상태를 알 수 있고 이전 복호정보와는 독립적인 복호를 할 수 있어 항상 최적의 복호성능을 유지할 수 있다.The present invention relates to a convolutional encoder used in a digital communication device and a decoding method according to the present invention. A conventional convolutional encoder is further provided with a counter. By setting the storage state of the delay unit to be delayed to a predetermined value, the Viterbi decoder can know the start state of the decoding depth and can independently decode from the previous decoding information so that the optimal decoding performance can be maintained at all times. .

Description

콘벌루션부호화기 및 복호화방법Convolutional Coder and Decoding Method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 의한 콘벌루션보호화기의 일 실시예를 나타내는 블록도, 제4도는 제3도 장치에 의해 부호화된 데이타의 복호화 과정을 나타내는 개략도.3 is a block diagram showing an embodiment of a convolutional protector according to the present invention, and FIG. 4 is a schematic diagram showing a decoding process of data encoded by the device of FIG.

Claims (5)

디지탈통신시스템에서 전송하고자 하는 디지탈신호를 부호화하는 장치에 있어서, 입력되는 디지탈신호의 비트데이타를 다음 비트데이타가 입력될 때까지 소정시간 지연하는 제1지연부; 상기 제1지연부의 출력데이타를 인가받고 상기 제1지연부로부터 다음 데이타가 출력될 때까지 소정시간 지연하는 제2지연부; 입력되는 디지탈신호의 비트데이타와 상기 제2지연부의 출력데이타를 배타논리합하는 제1배타논리합수단; 입력되는 디지탈신호의 비트데이타와 상기 제1 및 제2지연부의 출력데이타를 베타논리합하는 제2배타논리합수단; 입력되는 디지탈신호의 비트데이타를 인가받아 사전 설정된 수의 데이타를 카운트하여, 상기 제1 및 제2지연부의 지연소자 값을 초기화하는 카운터; 및 상기 제1배타논리합수단 및 제2배타논리합수단의 출력을 순차적으로 주시하여 전송하는 스위칭소자를 포함하는 콘벌루션부호화기.An apparatus for encoding a digital signal to be transmitted in a digital communication system, comprising: a first delay unit for delaying a bit data of an input digital signal by a predetermined time until a next bit data is input; A second delay unit which receives the output data of the first delay unit and delays a predetermined time until the next data is output from the first delay unit; First exclusive logic summation means for performing an exclusive logical sum of bit data of an input digital signal and output data of the second delay portion; Second exclusive logic means for performing a beta logical sum of bit data of an input digital signal and output data of the first and second delay units; A counter which receives bit data of an input digital signal, counts a predetermined number of data, and initializes delay element values of the first and second delay units; And a switching element for sequentially monitoring and transmitting the outputs of the first exclusive logic means and the second exclusive logic means. 제1항에 있어서, 상기 카운터의 사전 설정된 수는 복호화 수행시 복호화깊이와 동일한 것을 특징으로 하는 콘벌루션부호화기.The convolutional coder of claim 1, wherein the preset number of the counters is equal to a decoding depth when performing decoding. 디지탈통신시스템에서 전송하고자 하는 디지탈신호를 부호화하는 방법에 있어서, 입력되는 디지탈신호의 비트데이타를 다음 데이타가 입력될 때까지 소정시간 지연하고, 다음 데이타가 입력되면 지연된 데이타를 출력하는 제1지연단계; 상기 제1지연단계의 출력데이타를 인가받아 다음 지연데이타가 입력될 때까지 소정시간 지연하고, 다음 지연데이타가 입력되면 지연된 데이타를 출력하는 제2지연단계; 입력되는 디지탈신호의 비트데이타를 인가받아 복호화깊이만큼 데이타를 카운트하여, 상기 제1 및 제2지연단계의 지연소자 값을 초기화하는 단계; 입력되는 디지탈신호의 비트데이타와 상기 제2지연단계의 출력데이타를 배타논리합하고, 동시에 입력되는 디지탈신호의 비트데이타와 상기 제1 및 제2지연단계의 출력데이타를 배타논리합하는 단계; 및 상기 배타논리합된 데이타들을 순차적으로 주시하여 전송하는 단계를 포함하는 콘벌루션부호화방법.A method of encoding a digital signal to be transmitted in a digital communication system, the method comprising: delaying bit data of an input digital signal for a predetermined time until next data is inputted, and outputting delayed data when the next data is inputted; ; A second delay step for receiving a predetermined time until the next delay data is input by receiving the output data of the first delay step, and outputting the delayed data when the next delay data is input; Initializing the delay element values of the first and second delay stages by receiving bit data of an input digital signal and counting data by a decoding depth; Exclusively logically combining the bit data of the input digital signal and the output data of the second delay step and the exclusive logic of the bit data of the input digital signal and the output data of the first and second delay steps simultaneously; And observing and transmitting the exclusively logical data sequentially. 디지탈통신시스템에서 비트스트림의 형태로 입력하는 부호화된 데이타를 복호화하는 방법에 있어서, 상기 데이타를 복호화깊이 만큼씩 구분하여 복호블록을 형성하는 단계; 및 상기 복호블록의 각 복호화시작은 사전 셋팅된 상태에서 복호화하는 단계를 포함하는 콘벌루션복호화방법.A method of decoding coded data input in the form of a bitstream in a digital communication system, the method comprising: forming a decoding block by dividing the data by a decoding depth; And decoding each decoding start of the decoding block in a preset state. 제4항에 있어서, 상기 사전 셋팅된 상태는 부호화 수행시 지연소자의 초기값과 동일한 것을 특징으로 하는 콘벌루션복호화방법.5. The convolutional decoding method of claim 4, wherein the preset state is the same as an initial value of a delay element when performing encoding. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920025961A 1992-12-29 1992-12-29 Convolution coding and decoding method KR0144846B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920025961A KR0144846B1 (en) 1992-12-29 1992-12-29 Convolution coding and decoding method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920025961A KR0144846B1 (en) 1992-12-29 1992-12-29 Convolution coding and decoding method

Publications (2)

Publication Number Publication Date
KR940017261A true KR940017261A (en) 1994-07-26
KR0144846B1 KR0144846B1 (en) 1998-08-17

Family

ID=19347084

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920025961A KR0144846B1 (en) 1992-12-29 1992-12-29 Convolution coding and decoding method

Country Status (1)

Country Link
KR (1) KR0144846B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100980090B1 (en) * 2008-05-28 2010-09-03 한국해양연구원 Method and Apparatus for Re-configurable Convolutional Encoding and Decoding with General-purpose Signal Processor

Also Published As

Publication number Publication date
KR0144846B1 (en) 1998-08-17

Similar Documents

Publication Publication Date Title
CA1146672A (en) Zero disparity coding/decoding system
KR960705437A (en) MULTIIRATE SERIAL VITERBI DECODER FOR CODE DIVISION MULTIPLE ACCESS SYSTEM APPLICATIONS
GB1140069A (en) Apparatus for code communication
US6606328B1 (en) Look ahead encoder/decoder architecture
JP2621884B2 (en) Communication method and encoding device
JPH09128154A (en) Apparatus and method for increasing of density of run lengthlimit block code without increase in error propagation
KR960003452B1 (en) Vlc
KR940017261A (en) Convolutional Coder and Decoding Method
US4090133A (en) Digital time interval sensor using a free running counter and a cycle counter with only the latter being reset at each event
EP0066620B1 (en) Circuit for clock recovery
RU1780192C (en) Device for transmission of digital information
CA2519308C (en) Oversampling technique to reduce jitter
KR0164097B1 (en) Apparatus and method for parallel input/serial output
KR0125126B1 (en) High-speed apparatus for decoding variable length code
RU2023309C1 (en) Device for receiving telecontrol programs
KR0125125B1 (en) High-speed apparatus for decoding variable length code
RU2029432C1 (en) Data coding and decoding device
JPS5947504B2 (en) Digital transmission method
SU653743A1 (en) Decoder
EP0222942B1 (en) Variable word length decoder
Kashyap et al. Codes for data synchronization with timing
SU1605311A1 (en) Binary code decoder
KR100275267B1 (en) High speed variable length code decoding apparatus
SU397907A1 (en) DEVICE FOR CONSTRUCTION IN SQUARE NUMBERS PRESENTED IN UNITARY CODE
RU2214044C1 (en) Data coding/decoding device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080328

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee