KR940017045U - Pixel write address generation circuit - Google Patents

Pixel write address generation circuit

Info

Publication number
KR940017045U
KR940017045U KR2019920028342U KR920028342U KR940017045U KR 940017045 U KR940017045 U KR 940017045U KR 2019920028342 U KR2019920028342 U KR 2019920028342U KR 920028342 U KR920028342 U KR 920028342U KR 940017045 U KR940017045 U KR 940017045U
Authority
KR
South Korea
Prior art keywords
generation circuit
write address
address generation
pixel write
pixel
Prior art date
Application number
KR2019920028342U
Other languages
Korean (ko)
Other versions
KR960006923Y1 (en
Inventor
신헌기
Original Assignee
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자 주식회사 filed Critical 대우전자 주식회사
Priority to KR92028342U priority Critical patent/KR960006923Y1/en
Publication of KR940017045U publication Critical patent/KR940017045U/en
Application granted granted Critical
Publication of KR960006923Y1 publication Critical patent/KR960006923Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation
    • H04N19/433—Hardware specially adapted for motion estimation or compensation characterised by techniques for memory access
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
    • H04N19/176—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object the region being a block, e.g. a macroblock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/186—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being a colour or a chrominance component

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Color Television Systems (AREA)
KR92028342U 1992-12-31 1992-12-31 Circuit for generating address KR960006923Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR92028342U KR960006923Y1 (en) 1992-12-31 1992-12-31 Circuit for generating address

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR92028342U KR960006923Y1 (en) 1992-12-31 1992-12-31 Circuit for generating address

Publications (2)

Publication Number Publication Date
KR940017045U true KR940017045U (en) 1994-07-25
KR960006923Y1 KR960006923Y1 (en) 1996-08-12

Family

ID=19349124

Family Applications (1)

Application Number Title Priority Date Filing Date
KR92028342U KR960006923Y1 (en) 1992-12-31 1992-12-31 Circuit for generating address

Country Status (1)

Country Link
KR (1) KR960006923Y1 (en)

Also Published As

Publication number Publication date
KR960006923Y1 (en) 1996-08-12

Similar Documents

Publication Publication Date Title
DE69331940D1 (en) Column address generator circuit
DE69332178T2 (en) Electronic video memory
DE69130448D1 (en) Address generation circuit
DE69329080T2 (en) Cache memory
DE69317944T2 (en) Integrated memory circuit
DE69413084T2 (en) Supported low voltage write circuit
IT1241318B (en) MEMORY ADDRESSING DEVICE
DE69322318T2 (en) Semiconductor memory circuit
DE69129739D1 (en) Memory circuit
DE69130967D1 (en) Computer memory arrangement
KR940017045U (en) Pixel write address generation circuit
DE69427435T2 (en) image memory
KR930003284U (en) Address generation circuit
KR930022499U (en) Strobe generation circuit
KR930020387U (en) DRAM address multiplexing circuit
KR950009829U (en) Potential potential generation circuit
KR930009435U (en) Refresh generation circuit
KR940018375U (en) Dynamic focus circuit
KR950020966U (en) Shared DRAM Reflash Circuit
DE9315985U1 (en) Memory module
KR950007068U (en) Memory address decoding circuit
KR930024507U (en) Address transition detection circuit
KR950012369U (en) Memory selection circuit
KR950020609U (en) Memory selection circuit
KR950020607U (en) Memory banking circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19990731

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee