KR930003284U - Address generation circuit - Google Patents
Address generation circuitInfo
- Publication number
- KR930003284U KR930003284U KR2019910010247U KR910010247U KR930003284U KR 930003284 U KR930003284 U KR 930003284U KR 2019910010247 U KR2019910010247 U KR 2019910010247U KR 910010247 U KR910010247 U KR 910010247U KR 930003284 U KR930003284 U KR 930003284U
- Authority
- KR
- South Korea
- Prior art keywords
- generation circuit
- address generation
- address
- circuit
- generation
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0638—Combination of memories, e.g. ROM and RAM such as to permit replacement or supplementing of words in one module by words in another module
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910010247U KR940004999Y1 (en) | 1991-07-05 | 1991-07-05 | Circuit for generating address signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910010247U KR940004999Y1 (en) | 1991-07-05 | 1991-07-05 | Circuit for generating address signal |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930003284U true KR930003284U (en) | 1993-02-26 |
KR940004999Y1 KR940004999Y1 (en) | 1994-07-25 |
Family
ID=19316048
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910010247U KR940004999Y1 (en) | 1991-07-05 | 1991-07-05 | Circuit for generating address signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940004999Y1 (en) |
-
1991
- 1991-07-05 KR KR2019910010247U patent/KR940004999Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR940004999Y1 (en) | 1994-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69130448D1 (en) | Address generation circuit | |
DE69331940D1 (en) | Column address generator circuit | |
DE69225537T2 (en) | Integrated memory circuit | |
DE69119152D1 (en) | Circuit arrangement | |
DE69213986D1 (en) | Circuit arrangement | |
DE69206651D1 (en) | Circuit arrangement | |
DE69216663D1 (en) | Circuit | |
DE69111869D1 (en) | Reference voltage generation circuit. | |
DE69114408D1 (en) | Constant voltage generation circuit. | |
DE69220456T2 (en) | Circuit arrangement | |
DE69129739T2 (en) | Memory circuit | |
DE68926541D1 (en) | Address modification circuit | |
DE69330730D1 (en) | Waveform generation circuit | |
KR930003284U (en) | Address generation circuit | |
KR920015845U (en) | Pulse generation circuit | |
KR930022499U (en) | Strobe generation circuit | |
KR930009435U (en) | Refresh generation circuit | |
DE69119363D1 (en) | Hold circuit | |
FI924266A (en) | Circuit arrangement | |
KR950009829U (en) | Potential potential generation circuit | |
KR930007235U (en) | Signal generation circuit | |
KR920022288U (en) | Pulse generation circuit | |
KR930016692U (en) | Pulse generation circuit | |
KR940017045U (en) | Pixel write address generation circuit | |
KR920015885U (en) | ATD circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20050620 Year of fee payment: 12 |
|
EXPY | Expiration of term |