KR950020966U - Shared DRAM Reflash Circuit - Google Patents
Shared DRAM Reflash CircuitInfo
- Publication number
- KR950020966U KR950020966U KR2019930030753U KR930030753U KR950020966U KR 950020966 U KR950020966 U KR 950020966U KR 2019930030753 U KR2019930030753 U KR 2019930030753U KR 930030753 U KR930030753 U KR 930030753U KR 950020966 U KR950020966 U KR 950020966U
- Authority
- KR
- South Korea
- Prior art keywords
- reflash
- circuit
- shared dram
- dram
- shared
- Prior art date
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019930030753U KR950020966U (en) | 1993-12-30 | 1993-12-30 | Shared DRAM Reflash Circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019930030753U KR950020966U (en) | 1993-12-30 | 1993-12-30 | Shared DRAM Reflash Circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
KR950020966U true KR950020966U (en) | 1995-07-26 |
Family
ID=60841518
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019930030753U KR950020966U (en) | 1993-12-30 | 1993-12-30 | Shared DRAM Reflash Circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR950020966U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100689863B1 (en) * | 2005-12-22 | 2007-03-08 | 삼성전자주식회사 | Semiconductor memory device and method therefore |
-
1993
- 1993-12-30 KR KR2019930030753U patent/KR950020966U/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100689863B1 (en) * | 2005-12-22 | 2007-03-08 | 삼성전자주식회사 | Semiconductor memory device and method therefore |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE59401033D1 (en) | Coolant circuit | |
DE59400056D1 (en) | Circuit arrangement. | |
DE69410067D1 (en) | Transistor circuit | |
DE69428570T2 (en) | transmission circuit | |
DE69427339D1 (en) | Limiting circuit | |
DE69410836D1 (en) | Circuit | |
DE69429970D1 (en) | transistor circuit | |
KR950020966U (en) | Shared DRAM Reflash Circuit | |
DE69403661D1 (en) | OPTIMIZATION CIRCUIT | |
DE9313402U1 (en) | Circuit board | |
DE69313257D1 (en) | circuit | |
DE9309825U1 (en) | Circuit arrangement | |
KR950004974U (en) | Reset circuit | |
KR950002369U (en) | Reset circuit | |
DE69422113T2 (en) | DRAM control circuit | |
KR950021732U (en) | Standby circuit | |
KR940018375U (en) | Dynamic focus circuit | |
KR950005185U (en) | Circuit board | |
KR940023434U (en) | DRAM refresh circuit | |
KR950004956U (en) | Circuit | |
KR950009828U (en) | DRAM automatic refresh circuit | |
KR950012369U (en) | Memory selection circuit | |
KR950020609U (en) | Memory selection circuit | |
KR940025744U (en) | Stabilization circuit | |
KR950007223U (en) | Memory backup circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |