KR950004956U - Circuit - Google Patents

Circuit

Info

Publication number
KR950004956U
KR950004956U KR2019930012025U KR930012025U KR950004956U KR 950004956 U KR950004956 U KR 950004956U KR 2019930012025 U KR2019930012025 U KR 2019930012025U KR 930012025 U KR930012025 U KR 930012025U KR 950004956 U KR950004956 U KR 950004956U
Authority
KR
South Korea
Prior art keywords
circuit
Prior art date
Application number
KR2019930012025U
Other languages
Korean (ko)
Other versions
KR960003644Y1 (en
Inventor
이상원
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019930012025U priority Critical patent/KR960003644Y1/en
Publication of KR950004956U publication Critical patent/KR950004956U/en
Application granted granted Critical
Publication of KR960003644Y1 publication Critical patent/KR960003644Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
KR2019930012025U 1993-07-01 1993-07-01 Frequency multiplier KR960003644Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930012025U KR960003644Y1 (en) 1993-07-01 1993-07-01 Frequency multiplier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930012025U KR960003644Y1 (en) 1993-07-01 1993-07-01 Frequency multiplier

Publications (2)

Publication Number Publication Date
KR950004956U true KR950004956U (en) 1995-02-18
KR960003644Y1 KR960003644Y1 (en) 1996-04-27

Family

ID=19358276

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930012025U KR960003644Y1 (en) 1993-07-01 1993-07-01 Frequency multiplier

Country Status (1)

Country Link
KR (1) KR960003644Y1 (en)

Also Published As

Publication number Publication date
KR960003644Y1 (en) 1996-04-27

Similar Documents

Publication Publication Date Title
DE69401078D1 (en) Printed circuit
DE69317350D1 (en) Comparison circuit
DE69404726D1 (en) Interface circuit
DE69427339D1 (en) Limiting circuit
DE59304283D1 (en) Circuit arrangement
DE69410836D1 (en) Circuit
AT399955B (en) CONTROL CIRCUIT
DE9421338U1 (en) Component
DE69418657D1 (en) Component
DE69428421D1 (en) NON-RECIPROCIAL CIRCUIT ELEMENT
KR950701160A (en) Combined circuit
DE9405728U1 (en) Component
DE69403661D1 (en) OPTIMIZATION CIRCUIT
DE69313257T2 (en) circuit
DE9309825U1 (en) Circuit arrangement
DE9313402U1 (en) Circuit board
KR950004956U (en) Circuit
DE59303835D1 (en) Circuit arrangement
DE9209570U1 (en) Circuit arrangement
DK53193D0 (en) SELECTION CIRCUIT
KR950004974U (en) Reset circuit
KR950002369U (en) Reset circuit
KR950005185U (en) Circuit board
DE9320617U1 (en) Receiving circuit
KR950015852U (en) Negative OR circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20050322

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee