KR950015852U - Negative OR circuit - Google Patents

Negative OR circuit

Info

Publication number
KR950015852U
KR950015852U KR2019930022973U KR930022973U KR950015852U KR 950015852 U KR950015852 U KR 950015852U KR 2019930022973 U KR2019930022973 U KR 2019930022973U KR 930022973 U KR930022973 U KR 930022973U KR 950015852 U KR950015852 U KR 950015852U
Authority
KR
South Korea
Prior art keywords
negative
circuit
Prior art date
Application number
KR2019930022973U
Other languages
Korean (ko)
Other versions
KR960000052Y1 (en
Inventor
안정훈
Original Assignee
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자 주식회사 filed Critical 대우전자 주식회사
Priority to KR2019930022973U priority Critical patent/KR960000052Y1/en
Publication of KR950015852U publication Critical patent/KR950015852U/en
Application granted granted Critical
Publication of KR960000052Y1 publication Critical patent/KR960000052Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
KR2019930022973U 1993-11-04 1993-11-04 Exclusive or circuit KR960000052Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930022973U KR960000052Y1 (en) 1993-11-04 1993-11-04 Exclusive or circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930022973U KR960000052Y1 (en) 1993-11-04 1993-11-04 Exclusive or circuit

Publications (2)

Publication Number Publication Date
KR950015852U true KR950015852U (en) 1995-06-19
KR960000052Y1 KR960000052Y1 (en) 1996-01-04

Family

ID=19367095

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930022973U KR960000052Y1 (en) 1993-11-04 1993-11-04 Exclusive or circuit

Country Status (1)

Country Link
KR (1) KR960000052Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100748359B1 (en) * 2006-08-08 2007-08-09 삼성에스디아이 주식회사 Logic gate, scan driver and organic light emitting display using the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100748359B1 (en) * 2006-08-08 2007-08-09 삼성에스디아이 주식회사 Logic gate, scan driver and organic light emitting display using the same

Also Published As

Publication number Publication date
KR960000052Y1 (en) 1996-01-04

Similar Documents

Publication Publication Date Title
DE69401078D1 (en) Printed circuit
DE69317350D1 (en) Comparison circuit
DE69404726T2 (en) Interface circuit
DE59407727D1 (en) Subrack
DE69427339D1 (en) Limiting circuit
DE59304283D1 (en) Circuit arrangement
DE69410836D1 (en) Circuit
DE9421338U1 (en) Component
DE69418657T2 (en) Component
DE69428421T2 (en) NON-RECIPROCIAL CIRCUIT ELEMENT
DE9405728U1 (en) Component
KR950015852U (en) Negative OR circuit
DE69403661T2 (en) OPTIMIZATION CIRCUIT
DE69313257D1 (en) circuit
KR950007492U (en) Negative AND circuit
DE9309825U1 (en) Circuit arrangement
DE9314174U1 (en) Subrack
KR950004956U (en) Circuit
DE59303835D1 (en) Circuit arrangement
DE9209570U1 (en) Circuit arrangement
KR950007493U (en) Negative AND circuit
KR950012735U (en) Negative AND circuit
FI931820A0 (en) STOEDKONSTRUKTION FOER ATT STOEDA EN BAOT
KR950022237U (en) Integrated circuit
DE9320617U1 (en) Receiving circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19981231

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee