KR940016923A - Source / drain region formation method of semiconductor device - Google Patents
Source / drain region formation method of semiconductor device Download PDFInfo
- Publication number
- KR940016923A KR940016923A KR1019920027080A KR920027080A KR940016923A KR 940016923 A KR940016923 A KR 940016923A KR 1019920027080 A KR1019920027080 A KR 1019920027080A KR 920027080 A KR920027080 A KR 920027080A KR 940016923 A KR940016923 A KR 940016923A
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- source
- drain region
- semiconductor device
- insulating film
- Prior art date
Links
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
반도체 소자의 소오스/드레인 영역을 형성할 때 실리콘 기판을 이온 확산 측면에서 비교적 낮은 온도인 약 450℃ 정도로 유지함으로써, 셀프 어닐링 현상으로 인하여 이온주입시 발생되는 실리콘 결함을 방지하여, 추가 또는 부수적인 고온 공정을 필요로 하지 않고 낮은 접합을 형성한다.When forming the source / drain regions of the semiconductor device, the silicon substrate is maintained at about 450 ° C., which is a relatively low temperature in terms of ion diffusion, thereby preventing silicon defects generated during ion implantation due to self-annealing, and thus additional or incidental high temperature. Forms low junctions without the need for a process.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제 5 도는 콘택 측벽의 절연막을 제외하고 전 절연막을 제거하는 상태를 나타내는 반도체 소자의 단면도. 제 6 도는 전체구조 상부로부터 이온주입공정을 이행하여 소오스/드레인 영역을 형성하는 단계를 나타내는 반도체 소자의 단면도. 제 7 도는 전체구조 상부로부터 금속배선 및 패시베이숀 막을 형성하는 단계를 나타내는 반도체 소자의 단면도.5 is a cross-sectional view of a semiconductor device showing a state in which all insulating films are removed except the insulating film on the contact sidewall. 6 is a cross-sectional view of a semiconductor device showing a step of forming a source / drain region by performing an ion implantation process from the top of the overall structure; 7 is a cross-sectional view of a semiconductor device showing the step of forming a metallization and passivation film from above the entire structure.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920027080A KR940016923A (en) | 1992-12-31 | 1992-12-31 | Source / drain region formation method of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920027080A KR940016923A (en) | 1992-12-31 | 1992-12-31 | Source / drain region formation method of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR940016923A true KR940016923A (en) | 1994-07-25 |
Family
ID=67220062
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920027080A KR940016923A (en) | 1992-12-31 | 1992-12-31 | Source / drain region formation method of semiconductor device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940016923A (en) |
-
1992
- 1992-12-31 KR KR1019920027080A patent/KR940016923A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940002952A (en) | Semiconductor device and manufacturing method thereof | |
KR940016938A (en) | MOS transistor and its manufacturing method | |
KR940016923A (en) | Source / drain region formation method of semiconductor device | |
JP3131850B2 (en) | Method for manufacturing thin film transistor | |
KR940001506B1 (en) | Method of isolating mos fet | |
JPS59161021A (en) | Ion implantation | |
KR960013507B1 (en) | Method for manufacturing sram | |
KR970003708A (en) | Method for manufacturing gate electrode of semiconductor device | |
KR100438666B1 (en) | Method for manufacturing field effect transistor using photoresist spacer as ion-implantation mask of ldd structure | |
KR970003801A (en) | Manufacturing method of semiconductor device | |
KR950021090A (en) | Contact hole formation method of semiconductor device | |
KR960009204A (en) | How to prepare pyrom | |
KR920015619A (en) | Manufacturing method of elevated source / drain MOS FET | |
KR950021269A (en) | Source / Drain Formation Method of Semiconductor Device | |
KR950021133A (en) | Semiconductor device manufacturing method | |
KR970003964A (en) | MOS transistor manufacturing method | |
KR910005441A (en) | Buried contact formation method using silicide | |
KR950009914A (en) | Method for forming source / drain junction of semiconductor device | |
KR940027192A (en) | Manufacturing Method of Semiconductor Device | |
KR890002991A (en) | Manufacturing method of SeaMOS semiconductor device | |
KR950021415A (en) | Semiconductor device manufacturing method | |
KR950021102A (en) | Metal wiring formation method of semiconductor device | |
KR920007181A (en) | Manufacturing Method of N-MOS LDD Transistor | |
KR920011562A (en) | LDD structure transistor manufacturing method | |
KR950009925A (en) | Contact Hole Formation Method of Semiconductor Device with Reduced Step Ratio |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |