KR940003566Y1 - Lead line structure for emi filter - Google Patents
Lead line structure for emi filter Download PDFInfo
- Publication number
- KR940003566Y1 KR940003566Y1 KR2019910020566U KR910020566U KR940003566Y1 KR 940003566 Y1 KR940003566 Y1 KR 940003566Y1 KR 2019910020566 U KR2019910020566 U KR 2019910020566U KR 910020566 U KR910020566 U KR 910020566U KR 940003566 Y1 KR940003566 Y1 KR 940003566Y1
- Authority
- KR
- South Korea
- Prior art keywords
- lead wire
- terminal
- chip capacitor
- emi filter
- coupling structure
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/46—Filters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
Landscapes
- Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래기술의 리이드선 결합구조를 도시한 전면도.1 is a front view showing a lead wire coupling structure of the prior art.
제2도는 본 고안의 리이드선 결합구조를 도시한 분해사시도.Figure 2 is an exploded perspective view showing a lead wire coupling structure of the present invention.
제3도는 본 고안의 리이드선 결합구조를 도시한 전면도이다.3 is a front view showing the lead wire coupling structure of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
2 : 2단자 리이드선 3 : 수직부2: 2-terminal lead wire 3: Vertical part
5 : 절곡플랜지 6 : 전단구멍5: bending flange 6: shear hole
7,11 : 칩 콘덴서(chip condenser) 8,13 : 중간단자 리이드선7,11: chip condenser 8,13: intermediate terminal lead wire
14 : 비이드(Bead)14: Bead
본 고안은 디지탈기기에서 PCB 패턴이나 입/출력 (I/O) 케이블상의 신호에 포함된 고주파노이즈(Noise) 성분을 제거하기 위하여 사용되는 3단자 EMI 필터에서, 리이드선과 칩 콘덴서 (Chip condenser)와의 결합구조를 개선한 리이드선 결합구조에 관한 것이다.The present invention is a three-terminal EMI filter used to remove high frequency noise components included in signals on PCB patterns or input / output (I / O) cables in digital devices. The present invention relates to a lead wire coupling structure having an improved coupling structure.
최근 디지탈기기의 고속화에 따라 클럭신호 주파수의 증가로 인하여 발생되는 EMI(Electro magnetic Interference) (전자파장애)는 매우 심각한 문제로 대두되고 있다. 상기와 같은 초고속 디지탈기기는 고주파 노이즈(Noise)를 발생시켜 전자파장애를 발생시키고 있는바, 이를 제거하기 위하여 3단자 EMI 필터가 사용되고 있다. 그러나, 종레의 3단자 EMI 필터는 리이드선과 칩 콘덴서의 결합구조가 제1도에 도시된 바와같이 조립상의 문제점을 갖추고 있는 것이다. 즉, 3단자 EMI 필터 (10)는 칩 콘덴서 (11)의 상단전극(lla)을 ㄷ형 2단자 리이드선 (12)의 중간부위에 납땜으로 연결하고, 칩콘덴서 (11)의 하단전극 (llb)을 중간단자 리이드선 (13)에 납땜으로 연결하며, 상기 ㄷ형 2단자 리이드선 (12)의 양측 단부에 비이드 (Bead) (14)를 삽입한다을 합성 분말수지로 소성시킴으로서 제작되는 것이다.In recent years, as the speed of digital devices increases, electro magnetic interference (EMI) generated by an increase in clock signal frequency has become a very serious problem. The ultra-high speed digital device as described above generates high frequency noise and generates electromagnetic interference, and a three-terminal EMI filter is used to remove the interference. However, the three-terminal EMI filter of Jongle has an assembly problem as shown in FIG. 1 in the coupling structure of the lead wire and the chip capacitor. That is, the three-terminal EMI filter 10 connects the upper electrode lla of the chip capacitor 11 to the middle portion of the c-type two-terminal lead wire 12 by soldering, and the lower electrode llb of the chip capacitor 11. Is connected to the intermediate terminal lead wire 13 by soldering, and beads 14 are inserted into both ends of the c-type two-terminal lead wire 12, which is produced by firing with a synthetic powder resin.
그러나 상기에서 리이드선 (12)(13)과 칩콘덴서 (11)의 결합구조는 2단자 및 중간단자 리이드선 (12)(13)이 평면으로 구성되고, 단순히 중간부위에 칩콘덴서 (11)를 납땜으로 연결하여야만하며, 칩 콘덴서 (11)를 고정할수 있는 아무런 수단으로 갖추고 있지 않음으로 해서 납땜연결후에는 칩콘덴서 (11)의 위치가 틀어지는 문제점을 갖추고 있다. 따라서 조립완료 후에는 제품의 외관이 불량하여짐은 물론 립작업중에도 매우 작업이 번거롭게 되는 것이었다.However, in the above structure, the coupling structure of the lead wires 12 and 13 and the chip capacitor 11 is composed of two terminal and the middle terminal lead wires 12 and 13 in the plane, and the chip capacitor 11 is simply placed at the middle portion. It must be connected by soldering, and since the chip capacitor 11 is not provided by any means for fixing, the solder capacitor has a problem that the position of the chip capacitor 11 is changed after the soldering connection. Therefore, after the assembly is completed, the appearance of the product is not only poor, but also during the lip work is very cumbersome work.
본 고안은 상기와같은 문제점을 해소하기 위하여 안출된것으로서 칩콘덴서의 납땜 결합작업이 매우 쉽게 이루어짐으로서 작업생산성을 향상시키고, 납땜작업후에도 칩 콘덴서의 위치가 변형되지 않음으로서 제품의 외관이 양호해지며, 리이드선과 칩콘덴서의 납땜면적을 크게 함으로서 결합강도를 향상시켜 견고한 제품을 생산할 수 있는 3단자 EMI 필트의 리이드선 결합구조를 제공함에 그 목적이 있다.The present invention has been devised to solve the above problems, so that soldering and condensation of chip capacitors is made very easily, thereby improving productivity and improving the appearance of the product by not changing the position of the chip capacitor after soldering. Its purpose is to provide a lead wire coupling structure of three-terminal EMI filters that can improve the strength of the bond by increasing the soldering area of lead wires and chip capacitors.
상기 목적을 달성하기 위하여 본고안은 3단자 EMI 필터의 리이드선 결합구조에 있어서, 2단자 리이드선의 중간부위에 일정크기의 평면형 수직부를 형성하고, 상기 수직부의 주앙에는 후방으로 일정크기의 절곡플랜지(flange)가 돌출된 전단구멍을 형성하며, 중간단자 리이드선에는 상단부에 일정크기의 평면형 수평부와, 상기 수평부의 하부로 돌출된 일정크기의 돌기를 형성하여. 상기 전단구멍으로 칩 콘덴서의 상단전극이 삽입되고, 중간단자 리이드선의 수평부와 돌기에 칩콘덴서의 하단전극이 면접(面接)하여 납땜고정되는 3단자 EMI 필터의 리이드선 결합구조를 마련함에 의한다.In order to achieve the above object of the present invention, in the lead wire coupling structure of a three-terminal EMI filter, a planar vertical portion having a predetermined size is formed at the middle portion of the two-terminal lead wire, and a bent flange having a predetermined size rearward at the center of the vertical portion ( a flange is formed to protrude a shear hole, and the intermediate terminal lead wire is formed at a top portion with a flat horizontal portion of a predetermined size, and a predetermined size protrusion protruding to the lower portion of the horizontal portion. The lead electrode of the chip capacitor is inserted into the shear hole, and the lead electrode coupling structure of the 3-terminal EMI filter is formed by interviewing and fixing the lower electrode of the chip capacitor to the horizontal portion of the intermediate terminal lead wire and the projection. .
이하, 도면을 참조하여 본 고안을 보다 상세히 설명한다.Hereinafter, the present invention will be described in more detail with reference to the drawings.
제2도 내지 제3도에 도시된 본 고안의 리이드선 결합구조(1)는 2단자 리이드선(2)의 중간부위에 일정크기의 평면형 수직부 (3)가 형성되고, 상기수직부(3)의 양측단부에는 각각 리이드선 (3a)(3b)이 연장형성되며,상기 리이드선 (3a)(3b)에는 각각 비이드 (Bead)(4a)(4b)가 끼워진다.In the lead wire coupling structure 1 of the present invention shown in FIGS. 2 to 3, a planar vertical portion 3 having a predetermined size is formed in the middle portion of the two-terminal lead wire 2, and the vertical portion 3 Lead wires 3a and 3b are respectively extended at both end portions of the wires, and beads 4a and 4b are fitted to the lead wires 3a and 3b, respectively.
또한, 상기 일정크기의 평면형 수직부 (3)에는 주앙에 후방으로 일정크기의 절곡플랜지 (5)가 돌출형성된 전단구멍 (6)이 형성되고, 상기 전단구멍 (6)으로는 칩콘덴서 (7)의 상단전극 (7a)이 삽입되어 납땜으로 고정되며, 칩콘덴서 (7)의 하단전극 (7b)에는 중간단자 리이드선 (8)이 납땜고정된다.In addition, the flat vertical portion 3 of the predetermined size is formed with a shear hole 6 in which a bending flange 5 of a predetermined size protrudes to the rear in the center, and a chip capacitor 7 as the shear hole 6. The upper electrode 7a is inserted into and fixed by soldering, and the intermediate terminal lead wire 8 is soldered and fixed to the lower electrode 7b of the chip capacitor 7.
제2도 내지 제3도에 도시된 본고안의 리이드서 결하구조(1)는 2단자 리이드선(2)의 중간부위에 일정크기의 평면형 수직부(3)가 형성되고, 상기 수직부(3)의 양측단부에는 각각 리이드선(3a)(3b)이 연장형성되며, 상기 리이드선(3a)(3b)에는 각각 비이드(Bead)(4a)(4b)가 끼워진다.In the guider structure 1 of the present invention shown in FIGS. 2 to 3, a planar vertical portion 3 having a predetermined size is formed in the middle portion of the two-terminal lead line 2, and the vertical portion 3 is formed. Lead wires 3a and 3b extend from both ends of the wires, respectively, and beads 4a and 4b are fitted into the lead wires 3a and 3b, respectively.
또한, 상기 일정크기의 평면형 수직부(3)에는 중앙에 후방으로 일정크기의 절곡플랜지(5)가 돌출형성된 전단구멍(6)이 형성되고, 상기 전단구멍(6)으로는 칩콘덴서(7)의 상단전극(7a)이 삽입되어 납땜으로 고정되며, 칩콘덴서(7)의 하단전극(7b)에는 중간단자 리이드선(8)이 납땜고정된다. 이때, 상기 중간단자 리이드선 (8)에는 상단부에 일정크기의 편형하여 수평부 (8a)가 형성되고, 상기 수평부 (8a)의 하부로는 일정크기의 돌기 (8b)가 마련되어 각각 칩 콘 덴서 (70의 하단전극 (7b)에 면접(面接)하고 있다.In addition, the planar vertical portion 3 of the predetermined size is formed with a shear hole 6 in which a bending flange 5 of a predetermined size protrudes rearward in the center thereof, and a chip capacitor 7 as the shear hole 6. The upper electrode 7a is inserted into and fixed by soldering, and the intermediate terminal lead wire 8 is soldered and fixed to the lower electrode 7b of the chip capacitor 7. At this time, the intermediate terminal lead wire 8 is uniformly sized at the upper end to form a horizontal portion 8a, and a lower portion of the horizontal portion 8a is provided with a constant sized protrusion 8b to each chip capacitor. The lower electrode 7b of 70 is interviewed.
상기와 같이 구성된 본고안의 작업 및 효과를 설명한다.The operation and effects of the present proposal configured as described above will be described.
즉, 본고안에 따르면 2단자 리이드선 (2)의 수직부 (3)에 형성된 전단구멍 (6)으로 칩콘덴서 (7)의 상단전극(7a)이 삽입되어 납땜으로 고정되고, 칩콘덴서 (7)의 하단전극 (7b)이 중간단자 리이드선 (8)의 수평부 (8a)와 돌기 (8b)에 마주하여 접한 상태에서 납땜으로 고정되기 때문에 종래기술에 비하여 현저히 납땜면적이 넓어지게 된다.That is, according to the present proposal, the upper electrode 7a of the chip capacitor 7 is inserted into the shear hole 6 formed in the vertical portion 3 of the two-terminal lead wire 2, and fixed by soldering, and the chip capacitor 7 Since the lower electrode 7b is fixed by soldering in a state in which it is in contact with the horizontal portion 8a and the projection 8b of the intermediate terminal lead wire 8, the soldering area becomes significantly wider than in the prior art.
그리고, 납땜 작업도중에 칩 콘덴서 (7)가 2단자 리이드선 (2)의 상기 전단구멍 (6)과 중간단자 리이드선 (8)의 수평부 (8a) 및 돌기 (8b)에 의해 임시 고정되기 때문에 납땜 작업이 매우 손쉽게 된다. 그리고 납땜고정후에도 칩콘덴서 (7)는 상기 전단구멍 (6)에 의해 견고히 지지되기 때문에 위치변형이 발생하지 않게 된다.During the soldering operation, the chip capacitor 7 is temporarily fixed by the front end 6 of the two-terminal lead wire 2 and the horizontal portion 8a and the projection 8b of the intermediate terminal lead wire 8. Soldering is very easy. After the soldering fixing, the chip capacitor 7 is firmly supported by the shear hole 6 so that position deformation does not occur.
따라서, 본 고안에 의하면 종래기술에 비하여 현저히 납땜면적이 향상되기 때문에 결합강도를 증가시켜 견고한 제품을 생산할수 있고, 납땜작업이 손쉽게 이루어 짐으로서 작업생산성이 향상되며, 칩콘덴서 (7)의 위치변형이 발생하지 않게 되어 제훔이 외관이 현저히 개시되는 실용상의 효과를 갖는 매우 유용한 고안이다.Therefore, according to the present invention, since the soldering area is remarkably improved compared to the prior art, it is possible to produce a solid product by increasing the bonding strength, and the work productivity is improved by the easy soldering operation, and the positional deformation of the chip capacitor 7 is achieved. This does not occur and is a very useful design that has a practical effect that the appearance is markedly disclosed.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910020566U KR940003566Y1 (en) | 1991-11-27 | 1991-11-27 | Lead line structure for emi filter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910020566U KR940003566Y1 (en) | 1991-11-27 | 1991-11-27 | Lead line structure for emi filter |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930011980U KR930011980U (en) | 1993-06-25 |
KR940003566Y1 true KR940003566Y1 (en) | 1994-05-27 |
Family
ID=19323051
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910020566U KR940003566Y1 (en) | 1991-11-27 | 1991-11-27 | Lead line structure for emi filter |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940003566Y1 (en) |
-
1991
- 1991-11-27 KR KR2019910020566U patent/KR940003566Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR930011980U (en) | 1993-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4404617A (en) | High-frequency circuit device having a circuit board fixed to a shield casing by projections of the shield casing and soldering | |
JPH0429547Y2 (en) | ||
US4777460A (en) | Three-terminal type noise filter | |
US5493260A (en) | Three-terminal noise filter having M-shaped lead | |
KR940003566Y1 (en) | Lead line structure for emi filter | |
KR940003567Y1 (en) | Lead line structure for emi filter | |
KR0125416Y1 (en) | 3 polar type emi protective filter | |
EP0279683A2 (en) | Semiconductor device and method of its manufacture | |
JPH04206765A (en) | Semiconductor module | |
JPH0212861A (en) | Resin-sealed semiconductor device | |
JPS6236345Y2 (en) | ||
KR0123425B1 (en) | Semiconductor package and the mounting method having cut outer lead | |
JP2531060B2 (en) | Method for manufacturing printed wiring board | |
JPH05144996A (en) | Surface mounting semiconductor device | |
JPH03280566A (en) | Surface mounting type semiconductor device | |
JPS59117147A (en) | Connecting terminal of electronic parts | |
JPS62134948A (en) | Semiconductor device | |
KR960028733A (en) | Fixed terminal structure of electronic parts | |
JPH0452984Y2 (en) | ||
KR960005182Y1 (en) | Chip type emi filter | |
KR950001636Y1 (en) | Chip type emi filter | |
JPH0614422Y2 (en) | Composite parts | |
JPH0414858A (en) | Lead terminal structure for electronic component | |
JPH0677385A (en) | Resin-molded electronic component | |
JPH033354A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19961122 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee |