KR940003321A - How to adjust digital convergence - Google Patents

How to adjust digital convergence Download PDF

Info

Publication number
KR940003321A
KR940003321A KR1019920013797A KR920013797A KR940003321A KR 940003321 A KR940003321 A KR 940003321A KR 1019920013797 A KR1019920013797 A KR 1019920013797A KR 920013797 A KR920013797 A KR 920013797A KR 940003321 A KR940003321 A KR 940003321A
Authority
KR
South Korea
Prior art keywords
data
digital convergence
control point
points
input
Prior art date
Application number
KR1019920013797A
Other languages
Korean (ko)
Inventor
백경석
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019920013797A priority Critical patent/KR940003321A/en
Publication of KR940003321A publication Critical patent/KR940003321A/en

Links

Landscapes

  • Video Image Reproduction Devices For Color Tv Systems (AREA)

Abstract

본 발명은 조정시간 단축 및 메모리 소자의 용량 감소를 위한 디지탈 콘버젼스 조정방법에 관한 것으로 초기화후 파우어-온이나 라셀 상태에서 처음 데이타 전송 여부를 판별하고 데이타 전송시 제4메모리부에 저장되어 있는 기준 조정점 데이타를 읽어내며 조정점 데이타를 수평, 수직 방향으로 보간하여 X점들의 데이타를 계산하고 계산된 데이타를 마이콤에 의해 외부 메모리에 전송하며 키 인터럽트 입력여부를 판별한후 종료하는 일련의 과정을 포함하여서 이루어진다.The present invention relates to a digital convergence adjustment method for shortening an adjustment time and reducing a capacity of a memory device. The present invention relates to determining whether data is initially transmitted in a power-on or Rassel state after initialization, A series of processes that reads reference control point data, interpolates control point data in the horizontal and vertical directions, calculates the data of X points, transfers the calculated data to external memory by Micom, and determines whether or not key interrupt input It is made, including.

Description

디지탈 콘버젼스 조정방법How to adjust digital convergence

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명의 디지탈 콘버젼스 조정장치 블럭도,3 is a block diagram of a digital convergence adjusting device of the present invention;

제4도는 본 발명의 디지탈 콘버젼스 조정용 테스트 패턴도,4 is a test pattern diagram for digital convergence adjustment of the present invention,

제5도(A)는 제4도의 "a" 부분 설명도, (B)는 본 발명에 따른 파형도.FIG. 5A is an explanatory view of part “a” of FIG. 4, and (B) is a waveform diagram according to the present invention.

Claims (2)

내부 레지스터, 램의 데이타 초기값이 설정되고 인터럽트 입력 인에이블이 설정된 상태에서 파우어-온이나 리셋후 처음 데이타 전송여부를 판별하는 단계(S11-S13)와 처음 데이타 전송시 제4메모리부에 저장되어 있는 기준 조정점 데이타를 읽어내는 단계(S14)와, 상기 조정점 데이타를 수평, 수직 방항으로 보간하여 X점들의 데이타를 계산하는 단계(S15)와, 상기 S15단계에서 구한 데이타를 마이콤에 의해 외부 메모리에 전송하는 단계(S16)와, 키-디코딩후 키 인터럽트 입력여부를 판별하여 입력된 경우 해당 키 데이타에 따른 서브 루틴을 수행한 후 종료하고 입력되지 않은 경우 바로 종료하는 단계(S17-S19)를 포함하여서 된 디지탈 콘버젼스 조정방법.Determining whether data is first transmitted after power-on or reset (S 11- S 13 ) when the initial data of internal registers and RAM are set and the interrupt input enable is set. Reading the stored reference control point data (S 14 ), calculating data of X points by interpolating the control point data in a horizontal and vertical direction (S 15 ), and the data obtained in step S 15. Is transmitted to the external memory by the microcomputer (S 16 ), and after determining the key interrupt input after key-decoding, if it is input, after performing the subroutine according to the corresponding key data, the process is terminated and if it is not input, the process is terminated immediately. Digital convergence adjustment method comprising the step (S 17 -S 19 ). 제1항에 있어서, 상기 X점들의 데이타는 [A(i-6)(i-3)-2Bi(i-6)+(i-3)]÷3에 의해 구하는 디지탈 콘버젼스 조정방법.The digital convergence adjustment method according to claim 1, wherein the data of the X points are obtained by [A (i-6) (i-3) -2Bi (i-6) + (i-3)] ÷ 3. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920013797A 1992-07-31 1992-07-31 How to adjust digital convergence KR940003321A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920013797A KR940003321A (en) 1992-07-31 1992-07-31 How to adjust digital convergence

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920013797A KR940003321A (en) 1992-07-31 1992-07-31 How to adjust digital convergence

Publications (1)

Publication Number Publication Date
KR940003321A true KR940003321A (en) 1994-02-21

Family

ID=67147167

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920013797A KR940003321A (en) 1992-07-31 1992-07-31 How to adjust digital convergence

Country Status (1)

Country Link
KR (1) KR940003321A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100416547B1 (en) * 2001-09-10 2004-02-05 삼성전자주식회사 Method and apparatus for automatic convergence controlling in a projection television

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100416547B1 (en) * 2001-09-10 2004-02-05 삼성전자주식회사 Method and apparatus for automatic convergence controlling in a projection television

Similar Documents

Publication Publication Date Title
US5469561A (en) Apparatus and method for controlling the running of a data processing apparatus
JPH02235156A (en) Information processor
KR910017301A (en) Control intensive system
KR960008489A (en) L.C.D control signal output circuit when data enable signal is input
KR940003321A (en) How to adjust digital convergence
KR970012168A (en) A data processing system for accessing an external device and a method for accessing an external device
KR910005570A (en) Programmable Subframe PWM Circuit
JPH02310786A (en) Microcomputer
JPS63239700A (en) Data comparing and deciding circuit between ram and rom
KR900007296B1 (en) Microcomputer application controller mounted on vehicle
JPS59127106A (en) Program transmitter
JPS5783839A (en) Control system for interruption request priority
JPS6234348Y2 (en)
JPS5459839A (en) Information processor
JPS5538630A (en) Memory diagnostic system of information processing system
KR970012172A (en) BUS CONTROLLER DEVICE FOR MULTI-Microprocessors
JPS6226742B2 (en)
KR970055659A (en) Time correction control method of clock using radio time signal
JPS61262839A (en) Printing method
KR970002662A (en) Switch signal input device for register bit control
JPS60193056A (en) Single chip microcomputer
KR880009288A (en) Camera control method
JPH03129532A (en) Microsequence circuit
JPH047739A (en) Controlling system for instruction executing time
KR940012151A (en) Address expansion unit

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920731

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid