KR930015090A - Thin film transistor and its manufacturing method - Google Patents

Thin film transistor and its manufacturing method Download PDF

Info

Publication number
KR930015090A
KR930015090A KR1019910024487A KR910024487A KR930015090A KR 930015090 A KR930015090 A KR 930015090A KR 1019910024487 A KR1019910024487 A KR 1019910024487A KR 910024487 A KR910024487 A KR 910024487A KR 930015090 A KR930015090 A KR 930015090A
Authority
KR
South Korea
Prior art keywords
electrode
signal line
semiconductor device
insulating substrate
thin film
Prior art date
Application number
KR1019910024487A
Other languages
Korean (ko)
Other versions
KR950000143B1 (en
Inventor
손정하
배병성
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910024487A priority Critical patent/KR950000143B1/en
Publication of KR930015090A publication Critical patent/KR930015090A/en
Application granted granted Critical
Publication of KR950000143B1 publication Critical patent/KR950000143B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

본 발명은 박막트랜지스터에 관한 것으로서, 특히 액티브 매트릭스형 액정표시장치의 구동용으로 사용되는 박막트랜지스터와 그 제조방법에 관한 것으로서, 절연성 기판상에 신호를 전달하는 제1신호선과 제2신호선이 절연막을 사이에 두고 분리형성되어 있으며, 상기 절연성 기판상에 형성된 박막트랜지스터의 제1전극과 상기 제1신호선, 제2전극과 상기 제2신호선이 각기 금속 연결되어 있는 반도체장치에 있어서, 상기 제1전극의 두께를 상기 제1신호선의 두께보다 얇게 형성시키거나, 상기 제1전극표면의 중앙부를 볼록한 형태로 형성시키고 제2전극이 제1전극 표면의 주변부인 낮은 부분위에서만 우버랩되도록 형성시켜 주는 것을 특징으로 한다. 따라서 본 발명에 의하면 제1신호선의 배선저항을 증가시키지 않으면서 제1전극에 의한 단차를 감소시켜 후속공정시 유발되는 단차부에서의 단선, 단락등을 방지할 수 있다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a thin film transistor, and more particularly, to a thin film transistor used for driving an active matrix liquid crystal display and a method of manufacturing the same, wherein a first signal line and a second signal line for transmitting a signal on an insulating substrate are formed of an insulating film. A semiconductor device having a separation between the first electrode and the first signal line, the second electrode, and the second signal line of the thin film transistor formed on the insulating substrate, wherein each of the first electrode The thickness may be made thinner than the thickness of the first signal line, or the center portion of the surface of the first electrode may be formed to be convex, and the second electrode may be formed to be overlapping only on the lower portion of the periphery of the surface of the first electrode. It is done. Therefore, according to the present invention, it is possible to reduce the step difference caused by the first electrode without increasing the wiring resistance of the first signal line, thereby preventing the disconnection, short circuit, etc. in the step portion caused in the subsequent process.

Description

박막트랜지스터와 그 제조방법Thin film transistor and its manufacturing method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도의 (가)(나)도는 본 발명에 의한 실시예 1을 설명하기 위한 평면도와 단면도,(A) and (b) of FIG. 3 are a plan view and a sectional view for explaining the first embodiment according to the present invention;

제4도의 (가)(나)도는 본 발명에 의한 실시예 2를 설명하기 위한 평면도와 단면도.(A) (b) of FIG. 4 is a top view and sectional drawing for demonstrating Example 2 by this invention.

Claims (14)

절연성기판상에 신호를 전달하는 제1신호선과 제2신호선이 절연막을 사이에 두고 분리형성되어 있으며 상기 절연성 기판상에 형성된 박막트랜지스터의 제1전극과 상기 제1신호선, 제2전극과 상기 제2신호선이 각기 금속연결되어 있는 반도체 장치에 있어서, 상기 제1전극의 두께가 상기 제1신호선의 두께보다 소정의 높이만큼 얇게 형성되어 있는 것을 특징으로 하는 반도체장치.The first signal line and the second signal line for transmitting a signal on the insulating substrate are separated from each other with an insulating film interposed therebetween, and the first electrode, the first signal line, the second electrode, and the second electrode of the thin film transistor formed on the insulating substrate. A semiconductor device in which signal lines are metal-connected to each other, wherein the thickness of the first electrode is formed to be thinner by a predetermined height than the thickness of the first signal line. 제1항에 있어서, 상기 제1전극의 두께는 500Å정도나 그 이하로 형성되어 있는 것을 특징으로 하는 반도체장치.The semiconductor device according to claim 1, wherein the first electrode has a thickness of about 500 GPa or less. 제1항에 있어서, 상기 반도체장치는 액티브 매트릭스형 액정표시장치인 것을 특징으로 하는 반도체장치.The semiconductor device according to claim 1, wherein said semiconductor device is an active matrix liquid crystal display device. 제1항과 제3항에 있어서, 상기 박막트랜지스터는 역스태거형으로서 제1전극이 게이트전극인 것을 특징으로 하는 반도체장치.The semiconductor device according to claim 1 or 3, wherein the thin film transistor is an inverted stagger type, and the first electrode is a gate electrode. 절연성 기판상에 신호를 전달하는 제1신호선과 제2신호선이 절연막을 사이에 두고 분리형성되어 있으며, 상기 절연성 기판상에 형성된 박막트랜지스터의 제1전극과 상기 제1신호선, 제2전극과 상기 제2신호선이 각기 금속연결되어 있는 반도체 장치에 있어서, 상기 제1전극의 표면의 중앙부가 볼록한 형태로 형성되어 있으며, 상기 제2전극이 제1전극표면의 주변부인 낮은 부분위에만 오버랩되도록 형성되어 있는 것을 특징으로 하는 반도체장치.The first signal line and the second signal line for transmitting a signal on the insulating substrate are separated from each other with the insulating film interposed therebetween, and the first electrode, the first signal line, the second electrode, and the first electrode of the thin film transistor formed on the insulating substrate. A semiconductor device in which two signal lines are metal-connected to each other, wherein a central portion of the surface of the first electrode is formed in a convex shape, and the second electrode is formed so as to overlap only on a lower portion that is a periphery of the surface of the first electrode. A semiconductor device, characterized in that. 제5항에 있어서, 상기 제1전극의 주변부의 두께는 500Å정도나 그 이하로 형성되어 있는 것을 특징으로 하는 반도체장치.6. The semiconductor device according to claim 5, wherein the thickness of the peripheral portion of the first electrode is about 500 GPa or less. 제5항에 있어서, 상기 반도체장치는 액티브 매트릭스형 액정표시장치인 것을 특징으로 하는 반도체장치.The semiconductor device according to claim 5, wherein said semiconductor device is an active matrix liquid crystal display device. 제5항과 제7항에 있어서, 상기 박막트랜지스터는 역스태거형으로서 제1전극이 게이트전극인 것을 특징으로 하는 반도체장치.The semiconductor device according to claim 5 or 7, wherein the thin film transistor is an inverted stagger type and the first electrode is a gate electrode. 절연성기판상에 신호를 제1신호선과 제2신호선이 절연막을 사이에 두고 분리형성되어 있으며, 상기 절연성 기판상에 형성된 박막트랜지스터의 제1전극과 상기 제1신호선, 제2전극과 상기 제2신호선이 각기 금속연결되어 있는 반도체 장치의 제조방법에 있어서, 상기 절연성기판상에 제1신호선과 제1전극을 소정의 높이로 동시에 형성시키는 공정, 상기 형성된 제1신호선 위에 다시 제1신호선을 소정의 높이만큼 형성시켜 주는 공정을 구비하는 것을 특징으로 하는 반도체장치의 제조방법.The first signal line and the second signal line are separated from each other on the insulating substrate with the insulating film interposed therebetween. The first electrode, the first signal line, the second electrode, and the second signal line of the thin film transistor formed on the insulating substrate. A method of manufacturing a semiconductor device having metal connections, the method comprising: simultaneously forming a first signal line and a first electrode at a predetermined height on the insulating substrate; and forming a first signal line again on the formed first signal line by a predetermined height. A process for producing a semiconductor device, comprising the step of forming as much as possible. 제9항에 있어서, 상기 제1신호선과 제1전극을 동시에 형성시켜 주는 공정을 상기 절연성기판상에 제1신호선을 형성시켜 주는 공정후에 하는 것을 특징으로 하는 반도체장치의 제조방법.The method of manufacturing a semiconductor device according to claim 9, wherein the step of simultaneously forming the first signal line and the first electrode is performed after the step of forming the first signal line on the insulating substrate. 제9항에 있어서, 상기 박막트랜지스터는 역스태거형으로서 제1전극이 게이트전극이며, 상기 반도체장치는 액티브 매트릭스형 액정표시장치인 것을 특징으로 하는 반도체장치의 제조방법.10. The manufacturing method of a semiconductor device according to claim 9, wherein the thin film transistor is an inverse staggered type, wherein the first electrode is a gate electrode, and the semiconductor device is an active matrix liquid crystal display device. 절연성 기판상에 신호를 전달하는 제1신호선과 제2신호선이 절연막을 사이에 두고 분리형성되어 있으며, 상기 절연성 기판상에 형성된 박막트랜지스터의 제1전극과 상기 제1신호선, 제2전극과 상기 제2신호선이 각기금속연결되어 있는 반도체 장치의 제조방법에 있어서, 상기 절연성기판상에 제1신호선과 제1전극을 소정의 높이로 동시에 형성시키는 공정, 상기 형성된 전극위에 다시 제1전극을 형성시켜 제1전극표면의 중앙부가 볼록한 형태가 되도록 형성시켜 주는 공정, 상기 제2전극이 제1전극표면의 주변부인 낮은 부분위에서만 오버랩되도록 형성시켜 주는 공정을 구비하는 것을 특징으로 하는 반도체장치의 제조방법.The first signal line and the second signal line for transmitting a signal on the insulating substrate are separated from each other with the insulating film interposed therebetween, and the first electrode, the first signal line, the second electrode, and the first electrode of the thin film transistor formed on the insulating substrate. A method of manufacturing a semiconductor device in which two signal lines are connected to each other, the method comprising: simultaneously forming a first signal line and a first electrode at a predetermined height on the insulating substrate; and forming a first electrode on the formed electrode again. And forming the center portion of the first electrode surface so as to be convex, and forming the second electrode so as to overlap only on a low portion of the periphery of the first electrode surface. 제12항에 있어서, 상기 제1신호선과 제1전극을 동시에 형성시켜 주는 공정을 상기 절연성기판상에 제1전극을 형성시켜 주는 공정후에 하는 것을 특징으로 하는 반도체장치의 제조방법.The method of manufacturing a semiconductor device according to claim 12, wherein the step of simultaneously forming the first signal line and the first electrode is performed after the step of forming the first electrode on the insulating substrate. 제12항에 있어서, 상기 박막트랜지스터는 역스태거형으로서 제1전극이 게이트전극이며, 상기 반도체장치는 액티브 매트릭스형 액정표시장치인 것을 특징으로 하는 반도체장치의 제조방법.The manufacturing method of a semiconductor device according to claim 12, wherein the thin film transistor is an inverse staggered type, wherein the first electrode is a gate electrode, and the semiconductor device is an active matrix liquid crystal display device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910024487A 1991-12-26 1991-12-26 Tft and manufacturing method thereof KR950000143B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910024487A KR950000143B1 (en) 1991-12-26 1991-12-26 Tft and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910024487A KR950000143B1 (en) 1991-12-26 1991-12-26 Tft and manufacturing method thereof

Publications (2)

Publication Number Publication Date
KR930015090A true KR930015090A (en) 1993-07-23
KR950000143B1 KR950000143B1 (en) 1995-01-10

Family

ID=19326113

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910024487A KR950000143B1 (en) 1991-12-26 1991-12-26 Tft and manufacturing method thereof

Country Status (1)

Country Link
KR (1) KR950000143B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160172295A1 (en) * 2014-12-16 2016-06-16 Infineon Technologies Americas Corp. Power FET Having Reduced Gate Resistance

Also Published As

Publication number Publication date
KR950000143B1 (en) 1995-01-10

Similar Documents

Publication Publication Date Title
KR960042134A (en) Thin film transistor matrix device and manufacturing method thereof
KR930006477A (en) LCD and its manufacturing method
KR910014737A (en) Active Matte Liquid Crystal Display
KR880001179A (en) Method of manufacturing thin film transistor array substrate
KR950019865A (en) LCD and its manufacturing method
KR950033623A (en) LCD and its manufacturing method
KR980006265A (en) Active Matrix Grenade and Manufacturing Method Thereof
KR900012122A (en) Active matrix liquid crystal image display device and device for manufacturing same
KR960018729A (en) Liquid crystal display with double wiring and a plurality of transistors in one pixel
KR980006115A (en) Electronic device, integrated circuit and method of manufacturing the same
KR970048829A (en) Thin film transistor substrate for liquid crystal display
KR930015090A (en) Thin film transistor and its manufacturing method
KR20000002804A (en) Liquid crystal display device
KR960001851A (en) Thin Film Transistor Array and Liquid Crystal Display
KR970059801A (en) Structure and manufacturing method of TFT-LCD (LCD)
KR970028763A (en) Liquid Crystal Display and Manufacturing Method Thereof
KR970054526A (en) Thin film transistor-liquid crystal display device and manufacturing method thereof
KR970023624A (en) Manufacturing method of thin film transistor substrate for liquid crystal display device
KR940000907A (en) Liquid crystal display
KR970007454A (en) A method of manufacturing a liquid crystal display element in which a driving IC circuit is mounted on a substrate
JP3044725B2 (en) Thin film transistor substrate
KR940004371A (en) LCD manufacturing method of display element
KR970048751A (en) Thin film transistor substrate for liquid crystal display
JPS63253391A (en) Thin film transistor array
KR920008523A (en) LCD Display

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080104

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee