KR930012335U - CMOS input circuit - Google Patents

CMOS input circuit

Info

Publication number
KR930012335U
KR930012335U KR2019910019454U KR910019454U KR930012335U KR 930012335 U KR930012335 U KR 930012335U KR 2019910019454 U KR2019910019454 U KR 2019910019454U KR 910019454 U KR910019454 U KR 910019454U KR 930012335 U KR930012335 U KR 930012335U
Authority
KR
South Korea
Prior art keywords
input circuit
cmos input
cmos
circuit
input
Prior art date
Application number
KR2019910019454U
Other languages
Korean (ko)
Other versions
KR0113170Y1 (en
Inventor
박현주
Original Assignee
엘지반도체주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지반도체주식회사 filed Critical 엘지반도체주식회사
Priority to KR2019910019454U priority Critical patent/KR0113170Y1/en
Publication of KR930012335U publication Critical patent/KR930012335U/en
Application granted granted Critical
Publication of KR0113170Y1 publication Critical patent/KR0113170Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
KR2019910019454U 1991-11-14 1991-11-14 Cmos input circuit KR0113170Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910019454U KR0113170Y1 (en) 1991-11-14 1991-11-14 Cmos input circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910019454U KR0113170Y1 (en) 1991-11-14 1991-11-14 Cmos input circuit

Publications (2)

Publication Number Publication Date
KR930012335U true KR930012335U (en) 1993-06-25
KR0113170Y1 KR0113170Y1 (en) 1998-10-01

Family

ID=19322205

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910019454U KR0113170Y1 (en) 1991-11-14 1991-11-14 Cmos input circuit

Country Status (1)

Country Link
KR (1) KR0113170Y1 (en)

Also Published As

Publication number Publication date
KR0113170Y1 (en) 1998-10-01

Similar Documents

Publication Publication Date Title
DE69123383D1 (en) MOS input circuit
DE69225508D1 (en) Output circuit
DE69206651D1 (en) Circuit arrangement
DE69213986T2 (en) Circuit arrangement
DE69229315T2 (en) Output circuit
DE69216663D1 (en) Circuit
KR920015873U (en) NMOS exclusive Oagate circuit
DE69215314T2 (en) Input unit
DE69220456D1 (en) Circuit arrangement
DE69205522D1 (en) Input buffer circuit.
DE69215184D1 (en) Integrated circuit
DE69222220T2 (en) Y / C isolation circuit
DE69306686T2 (en) CMOS output driver circuit
KR930012335U (en) CMOS input circuit
DE69224019D1 (en) Signal input selection circuits
KR930003783U (en) Input buffer circuit
KR930005792U (en) Input level selection circuit
KR930016753U (en) CMOS inverter circuit
KR930007682U (en) CMOS operation logic circuit
KR930012340U (en) CMOS output buffer circuit
KR930005786U (en) CMOS output buffer circuit
KR920015847U (en) Tri-state input/output circuit
DE69232168T2 (en) CMOS logic circuit
KR920020384U (en) Dividing circuit
KR930015534U (en) Data input circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20041101

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee