KR930012340U - CMOS output buffer circuit - Google Patents

CMOS output buffer circuit

Info

Publication number
KR930012340U
KR930012340U KR2019910019846U KR910019846U KR930012340U KR 930012340 U KR930012340 U KR 930012340U KR 2019910019846 U KR2019910019846 U KR 2019910019846U KR 910019846 U KR910019846 U KR 910019846U KR 930012340 U KR930012340 U KR 930012340U
Authority
KR
South Korea
Prior art keywords
output buffer
buffer circuit
cmos output
cmos
circuit
Prior art date
Application number
KR2019910019846U
Other languages
Korean (ko)
Other versions
KR940005875Y1 (en
Inventor
박성휘
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910019846U priority Critical patent/KR940005875Y1/en
Publication of KR930012340U publication Critical patent/KR930012340U/en
Application granted granted Critical
Publication of KR940005875Y1 publication Critical patent/KR940005875Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
KR2019910019846U 1991-11-19 1991-11-19 Cmos output buffer circuit KR940005875Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910019846U KR940005875Y1 (en) 1991-11-19 1991-11-19 Cmos output buffer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910019846U KR940005875Y1 (en) 1991-11-19 1991-11-19 Cmos output buffer circuit

Publications (2)

Publication Number Publication Date
KR930012340U true KR930012340U (en) 1993-06-25
KR940005875Y1 KR940005875Y1 (en) 1994-08-26

Family

ID=19322496

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910019846U KR940005875Y1 (en) 1991-11-19 1991-11-19 Cmos output buffer circuit

Country Status (1)

Country Link
KR (1) KR940005875Y1 (en)

Also Published As

Publication number Publication date
KR940005875Y1 (en) 1994-08-26

Similar Documents

Publication Publication Date Title
DE69412667D1 (en) Overvoltage-tolerant output buffer circuit
DE69216773D1 (en) Output buffer circuit
DE69118953D1 (en) Buffer circuit
DE69225508D1 (en) Output circuit
DE69218537D1 (en) CMOS output buffer circuit with selectable edge rise
DE68912277D1 (en) Output buffer circuit.
DE69313026D1 (en) Fast CMOS output buffer circuits
DE69117553D1 (en) Output circuit
DE69231920D1 (en) Output buffer circuit with precharge
DE69317213D1 (en) Output buffer circuits
DE69229315D1 (en) Output circuit
DE69206651D1 (en) Circuit arrangement
DE69515407D1 (en) Output buffer circuit
DE69717893D1 (en) Output buffer circuit
DE69115551D1 (en) Buffer circuit
DE69216663D1 (en) Circuit
DE69224572D1 (en) Regulated BICMOS output buffer circuit
KR920015873U (en) NMOS exclusive Oagate circuit
DE69223676D1 (en) Output buffer circuit
DE69120097D1 (en) MOS output circuit
DE69205522D1 (en) Input buffer circuit.
DE69306686D1 (en) CMOS output driver circuit
DE69130316D1 (en) Low noise Bi-CMOS output buffer circuit
DE69218270D1 (en) Output control circuit
DE4326136B4 (en) Integrated circuit with output buffer circuits

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20040719

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee