KR930015534U - Data input circuit - Google Patents
Data input circuitInfo
- Publication number
- KR930015534U KR930015534U KR2019910022576U KR910022576U KR930015534U KR 930015534 U KR930015534 U KR 930015534U KR 2019910022576 U KR2019910022576 U KR 2019910022576U KR 910022576 U KR910022576 U KR 910022576U KR 930015534 U KR930015534 U KR 930015534U
- Authority
- KR
- South Korea
- Prior art keywords
- data input
- input circuit
- circuit
- data
- input
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910022576U KR940003556Y1 (en) | 1991-12-17 | 1991-12-17 | Data input circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019910022576U KR940003556Y1 (en) | 1991-12-17 | 1991-12-17 | Data input circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930015534U true KR930015534U (en) | 1993-07-28 |
KR940003556Y1 KR940003556Y1 (en) | 1994-05-27 |
Family
ID=19324488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019910022576U KR940003556Y1 (en) | 1991-12-17 | 1991-12-17 | Data input circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940003556Y1 (en) |
-
1991
- 1991-12-17 KR KR2019910022576U patent/KR940003556Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR940003556Y1 (en) | 1994-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FI924811A (en) | ELECTRONIC INFORMATIONSANSKAFFNINGSSYSTEM | |
DE69213986D1 (en) | Circuit arrangement | |
DE69206651D1 (en) | Circuit arrangement | |
DE69216663D1 (en) | Circuit | |
DE69129669D1 (en) | Data playback circuit | |
DE69215314D1 (en) | Input unit | |
DE69220456D1 (en) | Circuit arrangement | |
DE69317200D1 (en) | Data processing circuit | |
DE69205522D1 (en) | Input buffer circuit. | |
DE4207085B8 (en) | Data read circuit | |
NO924464D0 (en) | DATA DEKOERINGSANORDNING | |
DE69427601D1 (en) | Parallel data transmission circuit | |
DE59204997D1 (en) | Data slicer circuit | |
DE69224019D1 (en) | Signal input selection circuits | |
KR930015534U (en) | Data input circuit | |
KR930003783U (en) | Input buffer circuit | |
KR930005792U (en) | Input level selection circuit | |
KR930005808U (en) | Data conversion circuit | |
KR930015978U (en) | Data reading circuit | |
KR940013353U (en) | Parallel data comparison circuit | |
KR920020384U (en) | Dividing circuit | |
KR940008382U (en) | Parallel data interface circuit | |
KR960009455U (en) | Data input presence circuit | |
SE9103635D0 (en) | COMPUTER CIRCUIT SHUTTER | |
KR930007252U (en) | Serial and parallel data converter circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20050422 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |