KR930015978U - Data reading circuit - Google Patents

Data reading circuit

Info

Publication number
KR930015978U
KR930015978U KR2019910022653U KR910022653U KR930015978U KR 930015978 U KR930015978 U KR 930015978U KR 2019910022653 U KR2019910022653 U KR 2019910022653U KR 910022653 U KR910022653 U KR 910022653U KR 930015978 U KR930015978 U KR 930015978U
Authority
KR
South Korea
Prior art keywords
data reading
reading circuit
circuit
data
reading
Prior art date
Application number
KR2019910022653U
Other languages
Korean (ko)
Other versions
KR940006073Y1 (en
Inventor
안희태
Original Assignee
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론 주식회사 filed Critical 금성일렉트론 주식회사
Priority to KR2019910022653U priority Critical patent/KR940006073Y1/en
Publication of KR930015978U publication Critical patent/KR930015978U/en
Application granted granted Critical
Publication of KR940006073Y1 publication Critical patent/KR940006073Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069—I/O lines read out arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/08—Control thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
KR2019910022653U 1991-12-18 1991-12-18 Data reading circit KR940006073Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910022653U KR940006073Y1 (en) 1991-12-18 1991-12-18 Data reading circit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910022653U KR940006073Y1 (en) 1991-12-18 1991-12-18 Data reading circit

Publications (2)

Publication Number Publication Date
KR930015978U true KR930015978U (en) 1993-07-28
KR940006073Y1 KR940006073Y1 (en) 1994-09-08

Family

ID=19324551

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910022653U KR940006073Y1 (en) 1991-12-18 1991-12-18 Data reading circit

Country Status (1)

Country Link
KR (1) KR940006073Y1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100490034B1 (en) * 1995-09-04 2005-10-05 히타치 데바이스 엔지니어링 가부시키가이샤 Nonvolatile semiconductor memory device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100490034B1 (en) * 1995-09-04 2005-10-05 히타치 데바이스 엔지니어링 가부시키가이샤 Nonvolatile semiconductor memory device

Also Published As

Publication number Publication date
KR940006073Y1 (en) 1994-09-08

Similar Documents

Publication Publication Date Title
DE69232291D1 (en) INFORMATION READER
DE69222821D1 (en) General data exchange
DE69129879D1 (en) Data recorder
DE69225537D1 (en) Integrated memory circuit
DE69232400T2 (en) Electronic information device
DE69129669D1 (en) Data playback circuit
DE69222106T2 (en) CIRCUIT FOR LIMITING DATA
DE69400402D1 (en) Integrated memory circuit with improved read time
DE69129471T2 (en) Data recorder
DE69126198D1 (en) Data decoding device
DE4207085B8 (en) Data read circuit
DE69317200D1 (en) Data processing circuit
NO924464D0 (en) DATA DEKOERINGSANORDNING
DE69127520D1 (en) Data recorder
DE59204997D1 (en) Data slicer circuit
DE69427601T2 (en) Parallel data transfer circuit
KR930015978U (en) Data reading circuit
DE69218692D1 (en) Information playback circuit
KR930003283U (en) Memory data processing circuit
KR910013237U (en) Data sense amplifier circuit
KR930005808U (en) Data conversion circuit
SE9100243D0 (en) DATA CIRCUIT TEST
FI933288A0 (en) ANORDNING FOER OEVERFOERING AV DATA
KR910017237U (en) Data detection circuit
KR940013353U (en) Parallel data comparison circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20040820

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee