KR930003417U - Overflow signal recording prevention circuit - Google Patents

Overflow signal recording prevention circuit

Info

Publication number
KR930003417U
KR930003417U KR2019910012208U KR910012208U KR930003417U KR 930003417 U KR930003417 U KR 930003417U KR 2019910012208 U KR2019910012208 U KR 2019910012208U KR 910012208 U KR910012208 U KR 910012208U KR 930003417 U KR930003417 U KR 930003417U
Authority
KR
South Korea
Prior art keywords
signal recording
prevention circuit
overflow signal
recording prevention
overflow
Prior art date
Application number
KR2019910012208U
Other languages
Korean (ko)
Other versions
KR930007781Y1 (en
Inventor
김정훈
Original Assignee
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자 주식회사 filed Critical 삼성전자 주식회사
Priority to KR2019910012208U priority Critical patent/KR930007781Y1/en
Publication of KR930003417U publication Critical patent/KR930003417U/en
Application granted granted Critical
Publication of KR930007781Y1 publication Critical patent/KR930007781Y1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10527—Audio or video recording; Data buffering arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10037—A/D conversion, D/A conversion, sampling, slicing and digital quantisation or adjusting parameters thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10527—Audio or video recording; Data buffering arrangements
    • G11B2020/1062—Data buffering arrangements, e.g. recording or playback buffers
    • G11B2020/10805—Data buffering arrangements, e.g. recording or playback buffers involving specific measures to prevent a buffer overflow

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
KR2019910012208U 1991-07-31 1991-07-31 Overflow signal recording preventing circuit KR930007781Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910012208U KR930007781Y1 (en) 1991-07-31 1991-07-31 Overflow signal recording preventing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910012208U KR930007781Y1 (en) 1991-07-31 1991-07-31 Overflow signal recording preventing circuit

Publications (2)

Publication Number Publication Date
KR930003417U true KR930003417U (en) 1993-02-26
KR930007781Y1 KR930007781Y1 (en) 1993-11-17

Family

ID=19317392

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910012208U KR930007781Y1 (en) 1991-07-31 1991-07-31 Overflow signal recording preventing circuit

Country Status (1)

Country Link
KR (1) KR930007781Y1 (en)

Also Published As

Publication number Publication date
KR930007781Y1 (en) 1993-11-17

Similar Documents

Publication Publication Date Title
DE69218396D1 (en) Recursive video signal processor
IT1243878B (en) SIGNAL DELAY CIRCUIT
DE69313473D1 (en) Video signal control circuit
DE69230064D1 (en) Signal processor
DE69125433D1 (en) Video signal processing circuit
DE69226734D1 (en) Video signal processing circuit
DE69315731D1 (en) Signal detection circuit
KR920003632U (en) Color signal reproduction circuit
DE69118734D1 (en) Video signal separation circuit
KR930003417U (en) Overflow signal recording prevention circuit
KR930003789U (en) Signal selection circuit
FI913183A (en) FOERFARANDE FOER BILDNING AV EN SIGNAL
KR930001640U (en) Signal level discrimination circuit
KR930016745U (en) Digital signal delay circuit
KR930016779U (en) Signal division circuit
KR930007772U (en) Signal selection circuit
KR930012471U (en) Video signal conversion circuit
KR920017144U (en) Noise prevention circuit of digital signal
KR920020211U (en) FM signal recording level compensation circuit
KR920010588A (en) Digital signal reproduction circuit
KR930017225U (en) Video signal synthesis circuit
KR930007386U (en) Video recording circuit
KR940021426U (en) Digital signal attenuation circuit
KR920018751U (en) Audio signal limiting circuit
DE69320083D1 (en) Digital signal processor

Legal Events

Date Code Title Description
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19970829

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee