KR930017225U - Video signal synthesis circuit - Google Patents

Video signal synthesis circuit

Info

Publication number
KR930017225U
KR930017225U KR2019910024071U KR910024071U KR930017225U KR 930017225 U KR930017225 U KR 930017225U KR 2019910024071 U KR2019910024071 U KR 2019910024071U KR 910024071 U KR910024071 U KR 910024071U KR 930017225 U KR930017225 U KR 930017225U
Authority
KR
South Korea
Prior art keywords
video signal
synthesis circuit
signal synthesis
circuit
video
Prior art date
Application number
KR2019910024071U
Other languages
Korean (ko)
Other versions
KR940005992Y1 (en
Inventor
최석권
Original Assignee
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사 filed Critical 주식회사 금성사
Priority to KR2019910024071U priority Critical patent/KR940005992Y1/en
Publication of KR930017225U publication Critical patent/KR930017225U/en
Application granted granted Critical
Publication of KR940005992Y1 publication Critical patent/KR940005992Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment
    • H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/265—Mixing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Processing Of Color Television Signals (AREA)
KR2019910024071U 1991-12-26 1991-12-26 Apparatus for displaying osd signal and caption signal selectively KR940005992Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910024071U KR940005992Y1 (en) 1991-12-26 1991-12-26 Apparatus for displaying osd signal and caption signal selectively

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910024071U KR940005992Y1 (en) 1991-12-26 1991-12-26 Apparatus for displaying osd signal and caption signal selectively

Publications (2)

Publication Number Publication Date
KR930017225U true KR930017225U (en) 1993-07-29
KR940005992Y1 KR940005992Y1 (en) 1994-08-31

Family

ID=19325753

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910024071U KR940005992Y1 (en) 1991-12-26 1991-12-26 Apparatus for displaying osd signal and caption signal selectively

Country Status (1)

Country Link
KR (1) KR940005992Y1 (en)

Also Published As

Publication number Publication date
KR940005992Y1 (en) 1994-08-31

Similar Documents

Publication Publication Date Title
DE69313473D1 (en) Video signal control circuit
DE69230186D1 (en) Video signal playback device
DE69215405D1 (en) Video signal switching device
DE69125433D1 (en) Video signal processing circuit
DE69226734D1 (en) Video signal processing circuit
DE69220435D1 (en) Video signal processing
DE69224940T2 (en) Video signal recorder
DE69117591D1 (en) Video signal switching
DE69418964T2 (en) Image signal improvement circuit
DE69118734D1 (en) Video signal separation circuit
TW296885U (en) Video signal output circuit
KR930003789U (en) Signal selection circuit
KR930017225U (en) Video signal synthesis circuit
DE69216257D1 (en) Video signal encoder
DE69126478D1 (en) Video signal generation
KR930012471U (en) Video signal conversion circuit
KR910010347U (en) Video signal synthesis circuit
FI913183A (en) FOERFARANDE FOER BILDNING AV EN SIGNAL
KR930016745U (en) Digital signal delay circuit
KR930007772U (en) Signal selection circuit
KR920018751U (en) Audio signal limiting circuit
KR930003910U (en) Video signal clamping circuit
KR930017256U (en) Distributed synthesis circuit
KR930016779U (en) Signal division circuit
KR930007386U (en) Video recording circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20050801

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee