KR930001588B1 - 프로세서 제어장치 - Google Patents

프로세서 제어장치 Download PDF

Info

Publication number
KR930001588B1
KR930001588B1 KR1019880014486A KR880014486A KR930001588B1 KR 930001588 B1 KR930001588 B1 KR 930001588B1 KR 1019880014486 A KR1019880014486 A KR 1019880014486A KR 880014486 A KR880014486 A KR 880014486A KR 930001588 B1 KR930001588 B1 KR 930001588B1
Authority
KR
South Korea
Prior art keywords
bus
processor
control
command
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019880014486A
Other languages
English (en)
Korean (ko)
Other versions
KR890008681A (ko
Inventor
리로이 뷰크마 브루스
웨인 마쿼트 데이비드
데일 모스 로널드
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
하워드 지. 피거로아
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션, 하워드 지. 피거로아 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR890008681A publication Critical patent/KR890008681A/ko
Application granted granted Critical
Publication of KR930001588B1 publication Critical patent/KR930001588B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2289—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by configuration test
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
KR1019880014486A 1987-11-12 1988-11-04 프로세서 제어장치 Expired - Fee Related KR930001588B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11975887A 1987-11-12 1987-11-12
US119,758 1987-11-12
US119.758 1987-11-12

Publications (2)

Publication Number Publication Date
KR890008681A KR890008681A (ko) 1989-07-12
KR930001588B1 true KR930001588B1 (ko) 1993-03-05

Family

ID=22386199

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880014486A Expired - Fee Related KR930001588B1 (ko) 1987-11-12 1988-11-04 프로세서 제어장치

Country Status (7)

Country Link
EP (1) EP0316251B1 (enExample)
JP (1) JPH01134651A (enExample)
KR (1) KR930001588B1 (enExample)
CN (1) CN1038278C (enExample)
DE (1) DE3853129T2 (enExample)
GB (1) GB8814629D0 (enExample)
HK (1) HK23396A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7398286B1 (en) * 1998-03-31 2008-07-08 Emc Corporation Method and system for assisting in backups and restore operation over different channels
US7610526B2 (en) * 2005-01-24 2009-10-27 Hewlett-Packard Development Company, L.P. On-chip circuitry for bus validation

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1422952A (en) * 1972-06-03 1976-01-28 Plessey Co Ltd Data processing system fault diagnostic arrangements
US4663706A (en) * 1982-10-28 1987-05-05 Tandem Computers Incorporated Multiprocessor multisystem communications network
US4667287A (en) * 1982-10-28 1987-05-19 Tandem Computers Incorporated Multiprocessor multisystem communications network
JPS6149260A (ja) * 1984-08-17 1986-03-11 Fujitsu Ltd チヤネル処理装置
AU4907285A (en) * 1984-11-09 1986-05-15 Spacelabs, Inc. Communications bus broadcasting
US4803683A (en) * 1985-08-30 1989-02-07 Hitachi, Ltd. Method and apparatus for testing a distributed computer system

Also Published As

Publication number Publication date
CN1038278C (zh) 1998-05-06
JPH01134651A (ja) 1989-05-26
HK23396A (en) 1996-02-16
EP0316251A3 (en) 1991-07-03
DE3853129T2 (de) 1995-08-10
JPH0574110B2 (enExample) 1993-10-15
EP0316251B1 (en) 1995-02-22
EP0316251A2 (en) 1989-05-17
KR890008681A (ko) 1989-07-12
GB8814629D0 (en) 1988-07-27
CN1036088A (zh) 1989-10-04
DE3853129D1 (de) 1995-03-30

Similar Documents

Publication Publication Date Title
US4870566A (en) Scannerless message concentrator and communications multiplexer
US5146605A (en) Direct control facility for multiprocessor network
EP0173809B1 (en) Multiplexed interrupt/dma request arbitration apparatus and method
US4821185A (en) I/O interface system using plural buffers sized smaller than non-overlapping contiguous computer memory portions dedicated to each buffer
US5586268A (en) Multiple peripheral adapter device driver architecture
US5682512A (en) Use of deferred bus access for address translation in a shared memory clustered computer system
US5446841A (en) Multi-processor system having shared memory for storing the communication information used in communicating between processors
US3996564A (en) Input/output port control
US5878248A (en) Device access controller for virtual video/keyboard/mouse input/output for remote system management and maintenance
EP0485507B1 (en) Modular input/output system for supercomputers
JPH0640317B2 (ja) デジタルデータ処理システム
GB2166271A (en) Method of appointing an executive in a distributed processing system
KR20020015047A (ko) 호스트 시스템과 호스트 어댑터 사이에서 입출력 블록을자동적으로 전송하는 방법과 장치
US5228127A (en) Clustered multiprocessor system with global controller connected to each cluster memory control unit for directing order from processor to different cluster processors
US4896256A (en) Linking interface system using plural controllable bidirectional bus ports for intercommunication amoung split-bus intracommunication subsystems
US5416908A (en) Interface between industrial controller components using common memory
JPH04257054A (ja) チャネル間接続装置
EP0173070A2 (en) Error detection, isolation and recovery apparatus for a multiprocessor array
JPS61107447A (ja) 固定アドレス空間を有するデ−タ処理システム
US6105080A (en) Host adapter DMA controller with automated host reply capability
CA1303229C (en) Bus adapter unit for digital data processing system
US5524211A (en) System for employing select, pause, and identification registers to control communication among plural processors
EP0139254A2 (en) Apparatus and method for direct memory to peripheral and peripheral to memory data transfer
US6065083A (en) Increasing I/O performance through storage of packetized operational information in local memory
KR930001588B1 (ko) 프로세서 제어장치

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 19980226

Year of fee payment: 6

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 19990306

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 19990306

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000