KR930000776Y1 - Picture trembling prohibitting circuit of - Google Patents
Picture trembling prohibitting circuit of Download PDFInfo
- Publication number
- KR930000776Y1 KR930000776Y1 KR2019870022282U KR870022282U KR930000776Y1 KR 930000776 Y1 KR930000776 Y1 KR 930000776Y1 KR 2019870022282 U KR2019870022282 U KR 2019870022282U KR 870022282 U KR870022282 U KR 870022282U KR 930000776 Y1 KR930000776 Y1 KR 930000776Y1
- Authority
- KR
- South Korea
- Prior art keywords
- terminal
- transistor
- input terminal
- signal
- section
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/22—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing distortions
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
- G11B15/18—Driving; Starting; Stopping; Arrangements for control or regulation thereof
- G11B15/44—Speed-changing arrangements; Reversing arrangements; Drive transfer means therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Television Signal Processing For Recording (AREA)
Abstract
내용 없음.No content.
Description
제1도는 본 고안의 화면떨림방지회로도.1 is a screen shake prevention circuit of the present invention.
제2도의 (a)-(k)는 제1도 각부의 파형도.(A)-(k) of FIG. 2 is a waveform diagram of each part of FIG.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1 : 재생증폭부 2 : 복조부1: regenerative amplifier 2: demodulator
3 : 영상신호 출력부 4,5 : 미분기3: video signal output section 4,5: differentiator
TR1-TR4: 트렌지스터 SW1: 전자스위치TR 1 -TR 4 : Transistor SW 1 : Electronic Switch
HS : 헤드스위칭신호 SY : 강제동기신호HS: Head Switching Signal SY: Forced Sync Signal
PBH : 재생제어신호입력단자 R1-R6: 저항PBH: Regeneration control signal input terminal R 1- R 6 : Resistance
본 고안은 비디오테이프에 영상신호를 기록하고 재생하는 비디오카세트레코더에 있어서, 비디오테이프에 기록되어 있는 영상신호를 변속재생할 경우에 영상신호의 강제동기신호의 앞부분 약 3H(여기서, H는 수평동기신호의 주기임)기간을 그레이 레벨(Gray Lebel)로 만들어 재생영상화면이 열리는 것을 방지하게 한 변속재생시 화면떨림 방지회로에 관한 것이다.The present invention provides a video cassette recorder for recording and reproducing a video signal on a video tape, wherein when the video signal recorded on the video tape is shifted and reproduced, about 3H in front of the forced synchronous signal of the video signal (where H is a horizontal synchronous signal). It relates to a screen shake prevention circuit during variable-speed playback in which the gray level (Gray Lebel) period is prevented from opening the playback video screen.
종래의 비디오카세트테이프는 재생된 영상신호에서 동기신호의 검출이 원활하지 못하여 강제동기신호를 만들고, 그 강제동기신호를 재생된 영상신호에 혼합하여 출력시키게 하였으나, 재생된 영상신호에 포함되어 있는 잡음신호에 의하여 그 강제동기신호도 불안정하여 재생화면에 상하로 흔들리는 결함이 있었다.In the conventional video cassette tape, it is difficult to detect the synchronization signal in the reproduced video signal, thereby creating a forced synchronization signal, and mixing the forced synchronization signal with the reproduced video signal and outputting it, but the noise contained in the reproduced video signal The forced synchronization signal was also unstable due to the signal, and there was a defect that the playback screen was shaken up and down.
본 고안은 이와같은 종래의 결함을 감안하여, 강제동기신호 앞부분의 약 3H기간동안 영상신호를 드롭아우트(Drop Out) 즉, 영상신호를 차단시켜 화면이 떨리는 현상을 방지하게 안출한 것으로, 이를 첨부된 도면에 의하여 상세히 설명하면 다음과 같다.The present invention, in view of the above-mentioned conventional defects, drop out the video signal for about 3H period of the front part of the forced synchronization signal (i.e. blocking the video signal) to prevent the screen shaking, attached to this When described in detail with reference to the drawings as follows.
제1도는 본 고안의 화면떨림방지회로도로서, 이에 도시한 바와같이 재생증폭부(1)에서 출력된 재생영상신호를 FM 복조부(2)에서 복조하고, 영상출력부(3)에서 강제동기신호(SY)와 혼합하여 출력하는 비디오카세트레코더에 있어서, 헤드스위칭신호입력단자(HS)를 트랜지스터(TR1)의 베이스에 접속하고, 트랜지스터(TR1)의 콜렉터에는 재생제어신호입력단자(PBH)를 저항(R1)을 통해 접속하며 그 접속점을 미분기(4) 및 다이오드(D1)를 통해 트랜지스터(TR2)의 베이스에 접속함과 아울러 상기 헤드스위칭신호입력단자(HS)를 미분기(5) 및 다이오드(D2)를 통해 트랜지스터(TR2)의 베이스에 접속하며, 트랜지스터(TR2)의 콜렉터는 저항(R4) 및 트랜지스터(TR3)의 베이스에 접속하여 트랜지스터(TR3)의 콜렉터를 저항(R6)을 통해 트랜지스터(TR4)의 베이스에 접속하며, 트랜지스터(TR4)의 콜렉터는 콘덴서(C3)를 통해 드롭아우트제어부(6)의 입력단자에 접속하여 드롭아우트제어부(6)의 출력단자를 타측고정단자(b1)에 상기 재생증폭부(1)의 출력단자에 접속되고, 가동단자가 상기 FM 복조부(2)의 입력단자에 접속된 전자스위치(SW1)의 가동 단자에 접속한 것으로, 상기에서 재생제어신호 입력단자(PBH)는 재생시 고전위가 입력되게 하고, 도면의 설명중 미설명 부호 Vcc는 전원단자이다.FIG. 1 is a screen shake prevention circuit diagram of the present invention, and as shown therein, the FM demodulation unit 2 demodulates a playback video signal output from the reproduction amplifier unit 1, and a forced synchronization signal is output from the image output unit 3. in the video cassette recorder and outputting the mixed and (SY), the head switching signal input terminal (HS) is connected to the base of the transistor (TR 1), the collector, the reproduction control signal input terminal (PBH) of the transistor (TR 1) Is connected via a resistor (R 1 ), and its connection point is connected to the base of the transistor (TR 2 ) through a differentiator (4) and a diode (D 1 ), and the head switching signal input terminal (HS) is connected to the differentiator (5). ) and a diode (D 2) and connected to the base of the transistor (TR 2) via a transistor (TR 2) of the collector resistor (R 4) and a transistor (a transistor (TR 3) and connected to the base of TR 3) of Connect the collector to the base of transistor TR 4 via resistor R 6 The collector of the transistor TR 4 is connected to the input terminal of the dropout control unit 6 via a capacitor C 3 so that the output terminal of the dropout control unit 6 is connected to the other fixed terminal b 1 . The regeneration control signal input terminal PBH is connected to the output terminal of the unit 1, and the movable terminal is connected to the movable terminal of the electronic switch SW 1 connected to the input terminal of the FM demodulator 2. ), The high potential is input during reproduction, and the reference numeral Vcc in the description of the drawing is a power supply terminal.
이와같이 구성된 본 고안의 작용효과를 상세히 설명하면 다음과 같다.Referring to the effects of the present invention configured in this way in detail as follows.
전원단자(Vcc)에 전원이 인가되고, 재생버튼을 눌러 재생제어신호입력단자(PBH)로 고전위가 입력되며, 헤드스위칭신호입력단자(HS)로 제2도의 (a)에 도시한 바와같이 30Hz헤드스위칭 신호가 입력되면, 그 입력된 헤드스위칭신호는 민분기(5)를 통해 제2도의 (b)에 도시한 바와같이 미분됨과 아울리 트랜지스터(TR1)를 통해 제2도의 (c)에 도시한 바와같이 미분되고, 그 미분기(4)(5)에서 미분된 신호는 다이오드(D1)(D2)를 통해 제2도(e)에 도시한 바와같이 합쳐져 트랜지스터(TR2)의 베이스에 인가되므로 트랜지스터(TR2)는 그의 베이스에 인가되는 신호가 드레시홀드전압(VTH)이상이 될때 온되어 콜렉터로 제2도의 (f)에 도시한 바와같이 펄스신호를 출력하고, 그 출력한 펄스신호는 트랜지스터(TR3)를 통해 제2도의 (g)에 도시한 바와같이 반전된 후 저항(R6), 트랜지스터(TR4) 및 콘덴서(C3)를 통해 드롭아우트제어부(6)에 입력되므로 드롭아우트 제어부(6)는 펄스신호가 입력될 때마다 스위치(SW1)의 가동단자를 일측 고정단자(a1)에 단락시키게 된다.The power is applied to the power supply terminal Vcc, the high potential is input to the playback control signal input terminal PBH by pressing the play button, and the head switching signal input terminal HS is as shown in Fig. 2A. When the 30 Hz head switching signal is input, the input head switching signal is differentiated as shown in (b) of FIG. 2 through the subdivision 5 and (c) of FIG. 2 through the auxiliary transistor TR 1 . a and differentiation, as shown in, of the differentiator 4, the signal derivative (5) is a diode (D 1) (D 2) via combined as shown in FIG. 2 (e) a transistor (TR 2) Since the transistor TR 2 is applied to the base, the transistor TR 2 is turned on when the signal applied to the base becomes higher than the threshold voltage V TH to output a pulse signal to the collector as shown in FIG. a pulse signal transistor resistance (R 6) after the reversal as shown in the second degree (g) through (TR 3), bit Since the dropout control unit 6 is input to the dropout control unit 6 through the transistor TR 4 and the condenser C 3 , the dropout control unit 6 has a fixed terminal ( 1 ) on one side of the movable terminal of the switch SW 1 . a 1 ).
따라서, 제2도의 (아)에 도시한 바와같이 재생증폭부(1)에서 출력된 영상신호는 제2도의 (i)에 도시한 바와같이 스위치(SW1)를 통해 FM 복조부(2)에 입력되어 복조되고, 그 복조된 신호는 영상신호출력부(3)에서 제2도의 (j)에 도시한 강제동기신호(SY)와 혼합되어 제2도의 (h)에 도시한 바와같이 된후 출력되게 된다.Thus, as shown in FIG. 2A, the video signal output from the reproduction amplifier 1 is transmitted to the FM demodulator 2 through the switch SW 1 as shown in FIG. The demodulated signal is inputted and demodulated, and is mixed with the forced synchronization signal SY shown in (j) of FIG. 2 in the video signal output unit 3, as shown in (h) of FIG. do.
이상에서 상세히 설명한 바와같이 본 고안은 강제동기신호의 앞부분 약 3H기간동안 재생된 영상신호를 차단시켜 강제동기 신호가 매우 안정되게 되므로 재생화면이 떨리는 현상을 방지하는 효과가 있다.As described in detail above, the present invention blocks the video signal reproduced for about 3H period in front of the forced synchronization signal, thereby making the forced synchronization signal very stable, thereby preventing the playback screen from shaking.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019870022282U KR930000776Y1 (en) | 1987-12-17 | 1987-12-17 | Picture trembling prohibitting circuit of |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019870022282U KR930000776Y1 (en) | 1987-12-17 | 1987-12-17 | Picture trembling prohibitting circuit of |
Publications (2)
Publication Number | Publication Date |
---|---|
KR890014612U KR890014612U (en) | 1989-08-11 |
KR930000776Y1 true KR930000776Y1 (en) | 1993-02-25 |
Family
ID=19270421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019870022282U KR930000776Y1 (en) | 1987-12-17 | 1987-12-17 | Picture trembling prohibitting circuit of |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930000776Y1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100429006B1 (en) * | 2001-05-22 | 2004-04-28 | 정응익 | Wire gearing apparatus |
-
1987
- 1987-12-17 KR KR2019870022282U patent/KR930000776Y1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100429006B1 (en) * | 2001-05-22 | 2004-04-28 | 정응익 | Wire gearing apparatus |
Also Published As
Publication number | Publication date |
---|---|
KR890014612U (en) | 1989-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR9002590A (en) | COMBINATION OF A VIDEO TUNER, A VIDEO SIGNAL REPRODUCTION SET AND A PICTURE DISPLAY UNIT, RECORD AND REPRODUCTION SET, PICTURE DISPLAY UNIT AND TELEVISION UNIT | |
CA1307582C (en) | Video disc reproducing apparatus | |
KR930000776Y1 (en) | Picture trembling prohibitting circuit of | |
US5175629A (en) | Superimposing circuit for a video apparatus | |
KR880004356Y1 (en) | Synchronizing signal generating circuit of vtr | |
KR900001069Y1 (en) | Video cassette recorder's reproducting control circuit | |
KR880001322Y1 (en) | Synchroniging signal generating circuit of a vtr | |
KR930001331Y1 (en) | Picture stabilizing circuit during searching reproducing of vcr | |
KR870000980Y1 (en) | Noise signal elimination circuit when vtr records | |
KR910001830Y1 (en) | Color signal changing circuit of pal-m/disc vtr | |
KR940005014Y1 (en) | Picture shaking compensating circuit for search reproducing | |
KR890004697Y1 (en) | Recording and reproducing circuit of audio signals | |
KR850002836Y1 (en) | Stillmode recorder in vtr | |
KR850001483Y1 (en) | Picture search circuit | |
KR930003724Y1 (en) | V-corresponding signal rocking stabilizing circuit for vcr | |
KR900007705Y1 (en) | Disc scanning circuit for clv's system | |
KR970009070B1 (en) | Video cassette recorder with color killer function | |
JPH0441662Y2 (en) | ||
KR890004240Y1 (en) | White noise extinguishment system | |
KR900009750Y1 (en) | Noise reduction of reproducing signal for video cassette recorder | |
KR940006721Y1 (en) | Circuit for compensating control signal | |
KR900001501Y1 (en) | Stop mode control circuit of video tape recorder | |
KR900005135Y1 (en) | Automatic dubbing system of vcr | |
KR910000067B1 (en) | Audio and video noise processing circuit of video tape recorder | |
KR910004622Y1 (en) | Automatic selective circuit of video system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 19981221 Year of fee payment: 7 |
|
LAPS | Lapse due to unpaid annual fee |