KR920005159A - Bit line charging circuit of SRAM (Static RAM) - Google Patents

Bit line charging circuit of SRAM (Static RAM) Download PDF

Info

Publication number
KR920005159A
KR920005159A KR1019900013256A KR900013256A KR920005159A KR 920005159 A KR920005159 A KR 920005159A KR 1019900013256 A KR1019900013256 A KR 1019900013256A KR 900013256 A KR900013256 A KR 900013256A KR 920005159 A KR920005159 A KR 920005159A
Authority
KR
South Korea
Prior art keywords
bit
output terminal
bit line
line
charging circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1019900013256A
Other languages
Korean (ko)
Other versions
KR930006631B1 (en
Inventor
이종석
Original Assignee
정몽헌
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정몽헌, 현대전자산업 주식회사 filed Critical 정몽헌
Priority to KR1019900013256A priority Critical patent/KR930006631B1/en
Publication of KR920005159A publication Critical patent/KR920005159A/en
Application granted granted Critical
Publication of KR930006631B1 publication Critical patent/KR930006631B1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)

Abstract

내용 없음.No content.

Description

SRAM(Static RAM)의 비트선 충전회로Bit line charging circuit of SRAM (Static RAM)

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 종래의 SRAM의 비트선 충전회로 및 단위기억소자부의 회로도.1 is a circuit diagram of a bit line charging circuit and a unit memory device section of a conventional SRAM.

제2도는 본 발명을 적용한 SRAM의 회로도.2 is a circuit diagram of an SRAM to which the present invention is applied.

제3도는 제2도의 제어신호를 발생시키는 회로의 회로도.3 is a circuit diagram of a circuit for generating the control signal of FIG.

제4도는 제2도 및 제3도의 각 부분의 신호파형도.4 is a signal waveform diagram of each part of FIG. 2 and FIG.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1,1' : 단위 기억소자부 2,3 : 충전회로1,1 ': unit memory element 2,3: charging circuit

4,5 : 지연회로 6 : 행 디코더4,5 delay circuit 6 row decoder

INV1 : 인버터 N1 내지 N9 : n채널 MOSFETINV1: Inverter N1 to N9: n-channel MOSFET

NOR1,NOR2 : NOR게이트NOR1, NOR2: NOR gate

Claims (4)

다수의 기억소자(1'), 상기 다수의 기억소자(1')에 연결된 비트선 및 비트바선(Bit/)과 워드선(WL)을 포함하여 구성되는 SRAM에 있어서, 상기 워드선(WL)에 제1출력단이 연결되어 상기 워드선(WL)이 읽기 동작을 할 수 있도록 제어신호를 출력하는 제어신호 발생수단, 상기 제어신호 발생수단의 제2출력단에 게이트가 연결되고 전원(Vcc)에 드레인이 연결되고 상기 비트선 및 비트바서선(Bit/)에 소오스가 연결되어 상기 제2출력단에 출력되는 충전 제어신호(φPU)의 제어에 따라 상기 비트선 및 비트바선(Bit/)을 충전시키는 n채널 MOSFET(N6,N7), 및 상기 전원(Vcc)에 게이트 및 드레인이 연결되고 상기 비트선 및 비트바선(Bit/)에 소오스를 연결하여 항상 온 상태로 상기 비트선 및 비트바선(Bit/)에 전류를 공급하는 n채널 MOSFET(N8,N9)로 구성되는 것을 특징으로 하는 비트선 충전회로.A plurality of memory elements 1 ', a bit line and a bit bar line connected to the plurality of memory elements 1' ) And a word line WL, wherein a control signal is generated to output a control signal to the word line WL so that a first output terminal is connected to the word line WL to perform a read operation. Means, a gate connected to a second output terminal of the control signal generating means, a drain connected to a power supply Vcc, and the bit line and the bit The bit line and the bit bar line (Bit /) are connected to a source in accordance with the control of the charge control signal φ PU output to the second output terminal. Gate and drain are connected to the n-channel MOSFETs (N6, N7) and the power supply (Vcc), and the bit line and the bit bar line (Bit / The bit line and the bit bar line (Bit / Bit line charging circuit, characterized in that consisting of n-channel MOSFET (N8, N9) for supplying current. 제1항에 있어서, 상기 제어신호 발생수단은 어드레스의 변화에 따라 발생하는 펄스신호(EQX,EQY)를 입력으로 하는 제1부정논리합수단(NOR1), 상기 제1부정논리합수단(NOR1)의 출력단에 연결된 반전수단(INV1), 상기 반전수단(INV1)의 출력단에 연결된 제1지연수단(4), 상기 제1지연수단(4) 및 반전수단(INV1)의 출력을 입력으로 하는 제2부정논리합수단(NOR2), 상기 제2부정논리합수단(NOR2)의 출력단에 입력단이 입력되고 상기 워드선(WL)에 출력단이 연결된 행디코더 수단(6), 상기 제2부정논리합수단(NOR2)의 출력단에 입력단이 연결되어 상기 충전제어신호(φPU)를 출력하는 제2지연수단(5)으로 구성되는 것을 특징으로 하는 비트선 충전회로.The output terminal of the first negative logic summation means NOR1 and the first negative logic summation means NOR1. A second negative logic whose input is the inverting means INV1 connected to the first delay means 4, the first delay means 4 and the inverting means INV1 connected to the output terminal of the inverting means INV1. To the output terminal of the means NOR2 and to the output terminal of the second negative logic means NOR2, and to the output terminal of the second negative logic means NOR2. Bit line charging circuit, characterized in that the input terminal is connected to the second delay means (5) for outputting the charge control signal (φ PU). 제2항에 있어서, 상기 제1지연수단(4)은 상기 워드선(WL)의 온(ON)되는 시간을 조절하는 것을 특징으로 하는 비트선 충전회로.3. The bit line charging circuit according to claim 2, wherein the first delay means (4) adjusts the time for which the word line (WL) is turned on. 제2항에 있어서, 상기 제2지연수단(5)은 상기 행코더수단(6)과 같은 지연시간을 갖는 것을 특징으로 하는 비트선 충전회로.3. The bit line charging circuit according to claim 2, wherein the second delay means (5) has the same delay time as the row coder means (6). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900013256A 1990-08-28 1990-08-28 Bit line charging circuit of sram Expired - Fee Related KR930006631B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900013256A KR930006631B1 (en) 1990-08-28 1990-08-28 Bit line charging circuit of sram

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900013256A KR930006631B1 (en) 1990-08-28 1990-08-28 Bit line charging circuit of sram

Publications (2)

Publication Number Publication Date
KR920005159A true KR920005159A (en) 1992-03-28
KR930006631B1 KR930006631B1 (en) 1993-07-21

Family

ID=19302785

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900013256A Expired - Fee Related KR930006631B1 (en) 1990-08-28 1990-08-28 Bit line charging circuit of sram

Country Status (1)

Country Link
KR (1) KR930006631B1 (en)

Also Published As

Publication number Publication date
KR930006631B1 (en) 1993-07-21

Similar Documents

Publication Publication Date Title
KR960011206B1 (en) Word line driver circuit in semiconductor memory device
KR930013994A (en) Device that determines the state of programming circuits used with flash EEPROM memory
KR970003400A (en) Data Output Buffer of Semiconductor Memory Device
KR950012729A (en) Semiconductor integrated circuit device
KR900006979A (en) Semiconductor memory
KR970051206A (en) Low power sense amplifier circuit
KR0121131B1 (en) Driving circuit of semiconductor memory device
KR880011794A (en) Dynamic Decoder Circuit
KR900011012A (en) Semiconductor memory integrated circuit
KR970013732A (en) Data output buffer using multi power
KR890015265A (en) Nonvolatile Memory Circuitry
KR910010271A (en) Chain precharge circuit at power supply
KR860004380A (en) Semiconductor memory device
KR970012788A (en) Semiconductor storage device
KR860009418A (en) Decoder Circuit of Semiconductor Memory Device
KR920005159A (en) Bit line charging circuit of SRAM (Static RAM)
KR940012823A (en) Clock signal generation circuit
KR910016006A (en) ROM circuit
KR100335269B1 (en) Word line drive
KR960042753A (en) Wordline control circuit
KR890007286A (en) Control signal output circuit
KR100266683B1 (en) Low current consumption precharge circuit
KR970017637A (en) Sense Amplifier Control Circuit of Semiconductor Memory Device
KR970003139Y1 (en) Low voltage operation ROM structure
KR930014597A (en) Current Reduction Circuit of Sense Amplifier

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19900828

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19900828

Comment text: Request for Examination of Application

PG1501 Laying open of application
G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19930626

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19931012

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19940110

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19940110

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19960701

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 19970626

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 19980630

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19990617

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20000620

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20010618

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20020618

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20030620

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20040618

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20050621

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20060619

Start annual number: 14

End annual number: 14

FPAY Annual fee payment

Payment date: 20070622

Year of fee payment: 15

PR1001 Payment of annual fee

Payment date: 20070622

Start annual number: 15

End annual number: 15

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee