KR910012980A - Devices for transferring data between computer systems - Google Patents

Devices for transferring data between computer systems Download PDF

Info

Publication number
KR910012980A
KR910012980A KR1019890020452A KR890020452A KR910012980A KR 910012980 A KR910012980 A KR 910012980A KR 1019890020452 A KR1019890020452 A KR 1019890020452A KR 890020452 A KR890020452 A KR 890020452A KR 910012980 A KR910012980 A KR 910012980A
Authority
KR
South Korea
Prior art keywords
data
computer systems
storage device
mode designation
designation circuit
Prior art date
Application number
KR1019890020452A
Other languages
Korean (ko)
Other versions
KR920008283B1 (en
Inventor
송용호
이효충
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019890020452A priority Critical patent/KR920008283B1/en
Publication of KR910012980A publication Critical patent/KR910012980A/en
Application granted granted Critical
Publication of KR920008283B1 publication Critical patent/KR920008283B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

내용 없음.No content.

Description

컴퓨터 시스템간 데이타 전송을 위한 장치Devices for transferring data between computer systems

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 이 발명의 장치를 나타낸 블록도,1 is a block diagram showing an apparatus of the present invention,

제2도 및 제3도는 제1도의 장치에 관련된 동작 타이밍도이다.2 and 3 are operational timing diagrams related to the apparatus of FIG.

Claims (4)

상호 비동기적 클럭 및 서로 다른 주파수로 운영되는 두 컴퓨터 시스템간 데이타 통신을 수행하기 위한 장치에 있어서, 기억장치에 송신측 데이타를 기입하고, 이 기억장치 로부터 데이타를 리드하여 수신하므로써 데이타 전송이 이루어지는 것을 특징으로 하는 컴퓨터 시스템간 데이타 전송장치.A device for performing data communication between two asynchronous clocks and two computer systems operating at different frequencies, wherein the data transmission is performed by writing data on the sending side to the storage device and reading and receiving data from the storage device. A data transmission device between computer systems. 제1항에 있어서, 상기 기억장치에 번지모드 지정회로(4)와, 데이터모드 지정회로(6)가 구성되어 데이터 기입을 수행하며, 번지모드지정회로(4)에 의해 송신측 동기에 의거 데이타가 기입됨을 특징으로 하는 컴퓨터시스템간 데이터 전송장치.2. The address mode designation circuit (4) and data mode designation circuit (6) are configured in the storage device to perform data writing, and the data is based on the transmission side synchronization by the address mode designation circuit (4). The data transfer device between computer systems, characterized in that the writing. 제1항에 있어서, 수신측 동기에 따른 리드용 번지카운터(7)와, 상기 두 시스템의 클럭을 받아 동기를 조절하는 주파수 동기회로(3)는 리드용 타이밍 버퍼(8)에 연결되고 기억장치에 연결된 번지모드 지정회로 및 데이타 모드 지정회로로서 기억장치내의 데이타를 수신하도록 구성된 것을 특징으로 하는 컴퓨터 시스템간 데이타 전송장치.The read address counter (7) according to the reception side synchronization, and the frequency synchronization circuit (3) for adjusting the synchronization by receiving the clocks of the two systems are connected to the read timing buffer (8) and stored in the storage device. An address mode designation circuit and a data mode designation circuit connected to the data transfer device between the computer systems, characterized in that configured to receive data in the storage device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890020452A 1989-12-30 1989-12-30 Apparatus for data transmission KR920008283B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890020452A KR920008283B1 (en) 1989-12-30 1989-12-30 Apparatus for data transmission

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020452A KR920008283B1 (en) 1989-12-30 1989-12-30 Apparatus for data transmission

Publications (2)

Publication Number Publication Date
KR910012980A true KR910012980A (en) 1991-08-08
KR920008283B1 KR920008283B1 (en) 1992-09-26

Family

ID=19294485

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020452A KR920008283B1 (en) 1989-12-30 1989-12-30 Apparatus for data transmission

Country Status (1)

Country Link
KR (1) KR920008283B1 (en)

Also Published As

Publication number Publication date
KR920008283B1 (en) 1992-09-26

Similar Documents

Publication Publication Date Title
KR930702837A (en) Method and device for data transmission for communication between peripheral device and master device
SE7907453L (en) INFORMATION TRANSMISSION AND RECEIVING DEVICE
KR910012980A (en) Devices for transferring data between computer systems
KR910006852A (en) Memory control system and method
KR100210815B1 (en) Apparatus for generating read signal about memory for announcement message
KR100234335B1 (en) Apparatus for transfering mpeg data
US7154963B2 (en) Method for asynchronously transmitting a serial data
KR930001217A (en) Semiconductor memory
KR910011050A (en) Data transfer method
KR910021057A (en) Serial communication method between terminals
KR940017615A (en) File transfer relay circuit of voice information system file sharing device
KR960705427A (en) SIGNAL PROCESSING UNIT
KR950020207A (en) Multiprocessor Communication
KR910013818A (en) Signal Transmission Method of General Purpose Signal Transceiver Circuit Pack for Electronic Exchange
KR20010035969A (en) Apparatus for synchronization between CPU and external devices in keyphone system
KR880008569A (en) Signal Control Method between Digital Telephone and Asynchronous Data Terminal Access Device
KR940017619A (en) Voice recording and editing transmission device
KR930017373A (en) Message transfer interface module of electronic exchange
KR890001356A (en) Integrated email device system
KR980007338A (en) Communication device between processor and device of electronic switchboard
KR960042409A (en) How to transfer data between processes
KR900001157A (en) Information transfer method between subscriber access device and digital terminal access device
KR970058110A (en) Slip-removing device of currency system in electronic switch
KR970014428A (en) Subprocessor with High-Speed Parallel Synchronous Bus Structure in Small Capacity Electronic Switching System
KR890000958A (en) Card Reader for Terminal

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010807

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee